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FULLY INTEGRATED VOLTAGE REFERENCE CIRCUITS
SUMMARY
Voltage references are one of the basic building blocks of many SoCs and mixed-signal
ICs such as data converters, voltage regulators and operational amplifiers as they
constitute a stable reference voltage for other sub-circuits to generate predictable
and repeatable results. Ideally, this reference point should not change with external
influences or operating conditions such as temperature, fabrication process variations,
power supply variations and transient loading effects.
Along with the rapid development of modern communication systems and consumer
products, which constitutes the main market for semiconductor industry, the market
demand for these System on Chip (SoC) or Mixed Signal ICs to have lower power
consumption, higher accuracy and lower cost, and thus, higher integration. Since the
performance of the whole system depends strongly to the performance of the reference
circuit, this work is focused on fully integrated voltage reference architectures.
With this motivation, firstly, different kinds of high precision low noise voltage
reference circuits are designed in standard 0.35 µm CMOS technology that we have
more experience and knowledge of. The essential goal of these studies was high
precision and temperature coefficient of the designed voltage reference circuits are
on the order of 3 ppm/◦C with trimming after production. However, since 0.35 µm
CMOS technology is used in these designs and also due to the chosen topologies,
their minimum supply voltage can be down to 1.8 V and while current consumption
is on the order of 20-30 µA. In the design of the this voltage reference block bulk
isolation technique is proposed (for triple-well CMOS processes), in which system
blocks are bulk isolated by a reverse biased junction diode from the rest of the die
to drastically reduce substrate noise coupling. This is especially important if a very
low power voltage reference is designed in a very noisy SoC. Moreover, the switched
biasing technique, which is mostly applied to the oscillators, is also implemented to
the designed BGR in order to improve the low noise performance of the circuit.
The rest of the thesis is focused on new voltage reference topologies that are
appropriate for sub-micron technologies operating with low supply voltages. With
this motivation two new low voltage and low power voltage reference topologies are
proposed. The proposed voltage reference topologies are implemented and fabricated
in 0.18 µm CMOS technology. Measurement results show that the proposed voltage
reference circuits are working properly down to 0.65 V and achieve an output voltage
of 193 mV with a temperature coefficient on the order of 50 ppm/◦C in the temperature
range of 0-120 ◦C. The total power consumption of the two designed voltage references
are 0.3 µW and 0.4 µW at 27 ◦C, while occupying the area of 0.2 mm2 and
0.08 mm2, respectively. As a result, the proposed voltage reference topologies generate
a reference voltage with comparable level of temperature coefficient and quite low
xxi
power consumption with respect to the other sub-1V voltage reference circuits reported
in the literature.
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TAMAMIYLA TÜMLES¸TI˙RI˙LMI˙S¸ GERI˙LI˙M REFERANS DEVRELERI˙
ÖZET
Gerilim referans devreleri, elektriksel sistemlerde dig˘er alt blokların çalıs¸maları için
kararlı bir çalıs¸ma noktası üretmeleri sebebiyle veri dönüs¸türücüler (ADC - DAC),
frekans sentezleyiciler, DC - DC ve AC - DC dönüs¸türücüler ve lineer regülatörler
gibi pek çok elektriksel sistemin en temel yapı bloklarındandır. I˙deal olarak, üretilen
bu referans noktası, sıcaklık, üretim süreçleri, besleme gerilim deg˘is¸imleri ve yükleme
etkileri gibi çalıs¸ma kos¸ullarından etkilenmemelidir. Bir referans devresinin dog˘rulug˘u
bahsedilen çalıs¸ma kos¸ullarının etkisiyle mutlak deg˘erinden ne kadar saptıg˘ı olarak
tanımlanır.
Modern haberles¸me sistemleri ve tüketici ürünlerindeki gelis¸meler ile birlikte
yüksek entegrasyon ve dog˘ruluklu sistemlere olan talep artmıs¸tır. Bir sistemin
performansı ise onu olus¸turan alt bloklardan en kötü performansa sahip olanı
tarafından sınırlanmaktadır. Tümdevre sistemlerinde, alt blokların çalıs¸ma noktalarını
belirlemesi nedeniyle özellikle referans devrelerinin performansları bütün sistemin
performansının belirlenmesinde önemli rol oynamaktadır. Düs¸ük geometrili günümüz
üretim teknolojileri yüksek entegrayon ve düs¸ük maliyet ihtiyaçlarını, sayısal, analog
ve RF blokları aynı kırmık üzerinde gerçekleyerek sag˘lamasına rag˘men analog
bloklar açısından yüksek dog˘ruluk ve düs¸ük besleme gerilimleri ile çalıs¸ılması gib
bir çok problemi de beraberinde getirmektedir. Çünkü, sayısal devreler çok düs¸ük
besleme gerilimlerine (transistor es¸ik gerilimlerinden biraz daha fazla) kadar rahatlıkla
çalıs¸abilmelerine rag˘men analog blokların pek çog˘u için bu durum gerekli çıkıs¸ salınım
genlig˘i, giris¸ ortak is¸aret seviyesi vb. sebepler dolayısıyla mümkün olmamaktadır.
Dolayısıyla yüksek performanslı sistemlere olan talep, bu performansların elde
edilmesi için kullanılan düs¸ük geometrili üretim teknolojilerine uygun, yani giderek
azalan besleme gerilimleri ile çalıs¸abilecek yüksek dog˘ruluklu referans devrelerine
olan talebi de arttırmıs¸tır. Bu nedenle bu çalıs¸mada yüksek dog˘ruluklu ve düs¸ük
besleme gerilimi ile çalıs¸abilecek standart CMOS band aralıg˘ı gerilim referans devre
topolojilerine odaklanılmıs¸tır.
Band aralıg˘ı referans devrelerinin çalıs¸ma prensibi, ileri aktif yönde kutuplanmıs¸
bir diyot gerilimini temel alıp birinci ve/veya daha yüksek dereceden sıcaklık
kompanzasyonu yapılarak referans geriliminin elde edilmesine dayanmaktadır. Bu
devrelerin bu adı almasının nedeni istenilen bir sıcaklık deg˘eri için sıcaklık
kompanzasyonu tam olarak yapıldıg˘ında çıkıs¸ta elde edilen referans geriliminin
silisyumun band aralıg˘ı deg˘erine (≈1.2 V) es¸it olmasıdır. Birinici dereceden BGR
devrelerinin performansları özellikle yüksek sıcaklıkta etkin olan diyot geriliminin
sıcaklıg˘a logaritmik bag˘ımlılıg˘ı ile sınırlanmaktadır. I˙kinci ve daha yüksek dereceden
referans devrelerinde diyot geriliminin sıcaklıg˘a bag˘lı polinomundaki lineer terimler
ile birlikte logaritmik terim de kompanze edilmektedir.
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Bu dog˘rultuda, öncelikle yüksek dog˘ruluklu, düs¸ük gürültülü band aralıg˘ı gerilim
referans (BGR) devre topolojileri üzerinde çalıs¸ılarak farklı tasarımlar yapılmıs¸ ve
0.35 µm CMOS teknoljisinde gerçeklenmis¸tir. Tasarlananan band aralıg˘ı referans
devreleri akım modlu çalıs¸ma presibine dayanmaktadır ve bu devrelerde yüksek
dog˘ruluk ihtiyacı, çıkıs¸ geriliminin nonlineer sıcaklık bag˘ımlılıg˘ının yüksek dereceden
eg˘risel (curvature) düzeltme teknikleri uygulanarak giderilmesi ile sag˘lanmaya
çalıs¸ılmıs¸tır.
Yapılan tasarımlarda, gelenkesel is¸lemsel kuvvetlendirci yerine tek bir kazanç katı
tercih edilerek önerilen devreler güç harcaması ve alan bakımından optimize edilmis¸tir.
I˙lk BGR devresinin tasarımı sırasında, sıcaklık kompanzasyonunun yanısıra baz
akımlarından kaynaklanan hatalar da önerilen yönetem ile kompanze edilmis¸tir. Bu
tasarımlar sırasında (triple-well üretim teknlojileri için), önerilen blok gövde izolasyon
stratejisi, tasarımı yapılan devrenin gövdesinin tümdevrenin geri kalan kısmından
ters kutuplanmıs¸ bir jonksiyon diyodu sayesinde izole edilmesine dayanmaktadır ve
devrenin gövde gürültüsünden etkilenmesini önemli ölçüde azalttıg˘ı gösterilmis¸tir. Bu
durum, analog ve sayısal devre bloklaının bir arada bulundug˘u karıs¸ık is¸aret tümdevre
sistemleri (SoC) açısından oldukça önemlidir.
Sonuç olarak, ilk as¸amada (bölüm 3) temel hedef, yüksek dog˘rulukluk olarak belirlen-
mis¸ ve yapılan tasarımlarda, üretim sonrası ayarlamalardan sonra sıcaklık katsayısı
3 ppm/◦C olabilecek devreler tasarlanmıs¸tır. Ancak, tasarlanan BGR devreleri ile
yüksek dog˘ruluk ve düs¸ük gürültü özellkikerinin sag˘lanmasına rag˘men, 0.35 µm
CMOS üretim teknolojisi kullanılması ve kullanılan topolojiler dolayısıyla, devrelerin
çalıs¸abileceg˘i minimum besleme gerilim seviyesi 1.8 V ile sınırlı kalmıs¸tır. Devrelerin
çektikleri akımlar ise 20-30 µA seviyesindedir. Son olarak, çog˘unlukla osilatör
devrelerinde uygulanan anahtarlamalı kutuplama teknig˘i uygulanarak devrelerin düs¸ük
frekans gürültü performansının iyiles¸tirilmesi amaçlanmıs¸tır.
Çalıs¸manın geri kalan kısmında, düs¸ük besleme gerilimleriyle (1V-altı) çalıs¸abilecek
mikron-altı üretim teknolojilerine uygun gerilim referans devre topolojileri üzerine
odaklanılmıs¸tır. Bu dog˘rultuda, standart CMOS üretim teknolojisine uygun iki
yeni çok düs¸ük besleme gerilimli ve düs¸ük güç tüketimli gerilim referans devre
topolojileri önerilmis¸tir. Önerilen topolojiler, bilinen temel akım modlu bad aralıg˘ı
referans hücresi, bu hücrenin akımını sag˘layan bir PMOS transistor (LDO) ve
bu transistorun akımı kontrol etmek üzere tasarlanmıs¸ bir kontrol çevriminden
olus¸maktadır. Bu kontrol çevrimi ise bir örnekme tabanlı (anahtarlamalı-kapasite
mimarisinde) kuvvetendiriciye ve bu kuvvetlendiricinin sükunet halindeki çıkıs¸
gerilim deg˘erinin giris¸ hatasını (sıcaklıkla) en aza indirecek s¸ekilde optimize etmek
üzere kompanze edilmesi temeline dayanmaktadır.
Önerilen iki gerilim referans topolojisi arasındaki temel fark, örnekleme tabanlı bu
kuvvetlendiricinin çıkıs¸ geriliminin sıcak kompanzasyonun yapılmasına ilis¸kindir.
Önerilen ilk topoloji de kuvvetlendiricinin çıkıs¸ gerilimin sıcaklık kompanzasyonu,
kuvvetlendiricinin sıcaklıktan bag˘ımısız bir akım yerine sıcaklıkla ters orantılı olarak
deg˘is¸en bir akım kullanılarak kutuplanmaı ile sag˘lanmıs¸tır. I˙kinci toplojide ise
kuvvetlendiricinin çıkıs¸ geriliminin sıcaklık kompanzasyonu kuvvetlendircin etkin
fazının süresi ikinci bir geri besleme çevrimi tarafından kontrol edilerek sag˘lanmıs¸tır.
Bu topolojide kullanılan kuvvetlendirici tamamen aynı olmasına rag˘men giris¸inde
chopper yöntemi kullanılarak çıkıs¸ta iki farklı kontrol gerilimi üretilmis¸tir. Bu iki
gerilimin farkı ile bir önceki topolojide sabit olan kuvvetlendirme fazının süresi
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mimari yapısı örnekleme tabanlı kuvvetlendiriciye oldukça benzeyen deg˘is¸ken is¸ süreli
(duty-cycle) bir is¸aret üreteci modüle edilerek kuvvetlendircinin çıkıs¸ında LDO için
uygun kontrol gerilimin üretilmesi sag˘lanmıs¸tır. Her iki geri besleme çevrimi de
kuvvetlendirci çıkıs¸ geriliminin giris¸ gerilim hatasını (referans gerilimleri arasındaki
farkı) en aza indirecek s¸ekilde belirlemek üzere kurulmus¸tur.
Önerilen devrelerinin çalıs¸abileceg˘i minimum besleme geriliminin, topolojilerin
geneline bakıldıg˘ında, elde edilmek istenilen referans gerilimi, es¸ik-altı bölgesinde
çalıs¸an PMOS transistorlar üzerindeki diyot gerilimi ve MLDO üzerinde düs¸en
gerilim deg˘eri tarafından belirlendig˘i görülmektedir. Önerilen gerilim referans
devreleri 0.18µm standart CMOS üretim teknolojisinde gerçeklenmis¸tir. Örneg˘in, bu
teknolojide gerçeklenilen devrelerde, 200 mV çıkıs¸ gerilimi, 300 mV diyot gerilimi
ve LDO transistoru üzerinde 100 mV gerilim düs¸ümü ile yapılan tasarımda, bu
devreler için minimum besleme gerilim deg˘eri 0.6 V olarak ortaya çıkmaktadır.
Ancak, devrenin çalıs¸ması ile ilgili alt bloklardan kaynaklanabilecek kısıtlamaların
gözardı edilmemesi gerekmektedir. Nitekim, alt bloklar incelendig˘ine, devrenin
geneli için verilen bu kısıtın en azından bu teknoloji için baskın olan kısıt olmadıg˘ı
görülmüs¸tür. Önerilen gerilim referans devrelerinin minimum besleme gerilimi,
örnekleme tabanlı kuvvetlendiricinin giris¸ katı tarafından sınırlandırılmaktadır. Çünkü,
gerçeklemenin yapıldıg˘ı üretim teknolojisinde giris¸ katında anahtar olarak kullanılan
NMOS transistorlar için es¸ik gerilimlerinin 0.4 V mertebesindedir. Dolayısyla,
200 mV bir referans gerilimi ve 50 mV bir MLDO çalıs¸ma gerilimi ile birlikte devrenin
çalıs¸abileceg˘i minimum besleme geriliminin 0.65 V olacag˘ı görülmektedir. Ayrıca, bu
kos¸ul nominal sıcaklıklar için geçerlidir, devrenin daha düs¸ük sıcaklık deg˘erlerinde de
çalıs¸ması istendig˘i takdirde transistorların es¸ik gerilimlerinin artması nedeniyle ihtiyaç
duyulan mininmum besleme gerilim deg˘eri de bununla orantılı olarak artacaktır.
Bu nedenle devrelerin ölçümleri sırasında 0.8 V besleme gerilimi nominal besleme
gerilimi olarak kullanılarak performansları verilmis¸tir.
Ölçüm sonuçları, tasarlanan gerilim referans devrelerinin 0.65 V besleme gerilimi ile
çalıs¸abildig˘ini göstermis¸tir. Önerilen devre topolojileri ile 0-120 ◦C sıcaklık aralıg˘ında,
sıcaklık katsayısı 50 ppm/◦C olan 193 mV seviyesinde referans gerilimleri elde
edilmis¸tir. Devrelerin güç tüketimleri sırasıyla 0.3 µW ve 0.4 µW iken kapladıkları
alan 0.2 mm2 ve 0.08 mm2’dir. Sonuç olarak, önerilen devre topolojileri ile literatürde
yer alan dig˘er 1V-altı referans devreleri ile kars¸ılatrılabilir seviyede sıcaklık katsayısı
olan referans gerilimleri çok daha düs¸ük güç harcamasıyla elde edilmis¸tir.
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1. INTRODUCTION
1.1 Motivation
Along with the rapid development of modern communication systems and consumer
products, which constitutes the main market for semiconductor industry, the market
demand for System on Chip (SoC) or Mixed Signal ICs with lower power consumption,
higher accuracy and lower cost, thus, higher integration has increased.
Voltage references are one of the basic building blocks of many SoCs and mixed-signal
ICs such as data converters, voltage regulators and operational amplifiers, as they
constitute a stable reference voltage for other sub-circuits to generate predictable
and repeatable results. Ideally, this reference point should not change with external
influences or operating conditions such as temperature, fabrication process, power
supply variations and transient loading effects.
Precision of a reference is described by the amount of fluctuation from its absolute
value with respect to these variations. Absence of absolutely accurate quantities that
can be used in IC, is the driving point for reference circuit topologies that depend on
a ratio between two similar elements rather than the absolute characteristics of each
individual element; since, any quantity that has dimensions or units is always a suspect
of being inaccurate unless it is equal to a universal constant that does not depend on
the fabrication process, supply voltage, or temperature.
Performance of a system made up of sub-blocks (either electrical or not) is limited
by/with the sub-block that has the lowest performance/accuracy. Therefore, the
performance of the system strongly depends on the reference circuits and the precision
requirement of the reference depends on the given application. For instance, choosing a
reference that has ±1 mV tolerance may be effective for a 12-bit system, while 14-bit
or 16-bit ADC/DAC applications demand higher precision references [1]. However,
the growing demand for battery-operated circuits that require high accuracy and high
performance with low quiescent current and low voltage operation increases the need
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for higher precision and more stringent references [2]. On the other hand, for many
applications low precision voltage references are also necessary for proper biasing.
However, low voltage and low power operation and cost effective solutions are primary
concerns in the design of references.
1.2 Primary Specifications in Voltage Reference Design
Voltage references have a pivotal role on the performance and accuracy of analog and
mixed-signal systems and design specifications of a voltage reference rely on several
factors, that are mostly governed by the overall system specifications.
The principal role of a voltage reference circuit is to generate an accurate and
reliable reference voltage that should not fluctuate significantly under various operating
conditions or in the presence of error sources such as temperature variations, variations
in power supply voltages, process variations and transient loading effects. Therefore,
performance of a reference is quantified by its deviation from its ideal value in its
nominal operating conditions. Initial accuracy, temperature drift, line regulation, load
regulation, quiescent current and input voltage range are the metrics that are describing
the performance of a voltage reference.
The initial accuracy of a reference is the deviation of the actual output voltage from the
desired specification and quantifies the effect of random process variations, mismatch,
and package stresses on the DC accuracy of the reference voltage. Since this is a
random effect, initial accuracy can only be specified with statistical analysis of an
adequate number of samples and is defined as
Initial Accuracy =±3σVREF
µVREF
(1.1)
where σVREF is the standard deviation and µVREF is the mean value of the voltage
reference. The most common method to achieve a given accuracy specification is
using trim bits. Trimming procedure is generally carried out at room temperature
for convenience, hence the initial accuracy is typically specified at room temperature
(27◦C).
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Temperature coefficient (TC) is the typical metric used for quantifying temperature
drift performance of the reference voltage and it is normally expressed in parts-per
million per degree Celsius (ppm/◦C) [2]. TC is given by:
TC =
1
VNominal
∆VREF
∆T
(1.2)
where ∆T is the temperature difference between upper and lower extremes of the
temperature range, ∆VREF is the voltage difference between the maximum and
minimum values of the reference voltage in this range, VNominal is the nominal value of
reference voltage, respectively. In other words, the TC of a reference is given by the
deviation of the output voltage from its nominal value due to the change in temperature
that affects the dc accuracy of the reference.
Line regulation (LNR) is a parameter which quantifies the DC immunity of the voltage
reference with respect to the input voltage (i.e. power supply) and defined as the DC
change in the output voltage (∆VREF ) caused by the DC change of the input voltage
(∆VIN). Typically it is expressed in ppm per volt or percentage per volt as follows:
LNR =
∆VREF
∆VIN
(1.3)
An additional key parameter is the power supply ripple rejection (PSRR). It is an AC
parameter that quantifies the AC immunity of the reference voltage to the power supply
and is defined as the frequency dependent ratio of the small signal AC ripple in the
reference voltage (δVREF ) induced by the corresponding ripple in the power supply
(δVIN). The PSRR is defined as:
PSRR =
δVREF
δVIN
(1.4)
Load regulation (LDR) is another DC parameter that is defined by the DC change
in the reference voltage (∆VREF ) for a given DC change in the load current (∆IOUT ).
Moreover, the output impedance of the reference (Zout) is a frequency dependent ac
specification that quantifies the small signal change in the reference (δVREF ) for a
small-signal change in the load current (δ IOUT ). LDR and Zout are given by
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LDR =
∆VREF
∆IOUT
(1.5)
Zout =
δVREF
δ IOUT
(1.6)
Noise performance of a voltage reference is determined by the electrical noise on the
output of a voltage reference. It can include wide-band thermal noise and narrow-band
1/ f noise. Wide-band noise can be effectively filtered with a simple RC network.
1/f noise is inherent in the reference and cannot be filtered. It is specified in the
0.1 to 10 Hz range. Low 1/f noise references are important in precision designs [3].
Another concern in a voltage reference design is the process technology, since it limits
the voltage reference topology choice and the achievable performance of the reference
designed in that particular process. Standard bipolar and simple complementary metal
oxide semiconductor (CMOS) processes, silicon-on-insulator (SOI) and BiCMOS
technologies are the most common available process technologies. However, since the
major portion of the semiconductor device production is digital, the standard CMOS
technology is referred as technology of choice [4]. In addition, process parameters
vary from die to die, wafer to wafer and lot to lot, so trimming and/or calibration of
the reference circuit are also important concepts that are affecting the accuracy of a
voltage reference.
As the demand for more stringent performance increases, the need for compensating
first-order, second-order, and even higher-order temperature effects and parasitic
effects become necessary. This increases the complexity of the circuits and demands
for more complex structures, higher quiescent current, larger silicon area and higher
input voltages.
1.3 Types of Voltage References
Voltage reference circuits can be classified in four different groups with respect to their
design origin. In other words, the classification depends on which mechanism is used
to build up the reference voltage. Examples are using diode voltages of a simple diode
or a Zener voltage, the energy-band-gap voltage of integrated transistors, junction field
effect transistors and tunnelling mechanism of diodes with floating gate architectures.
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Each technology offers inherent performance characteristics that can be enhanced with
compensation networks or additional active circuitry.
1.3.1 Simple diode and Zener references
The simplest way of generating a reference voltage is forcing a current through a
forward-biased diode, as shown in Figure 1.1(a). The temperature drift performance
will be approximately -2.2 mV/◦C [2] and it has numerous deficiencies such as
sensitivity to input voltage and/or loading current changes and inflexibility of the
output voltage. The advantage of this type of shunt, or two-terminal references, is the
reversible polarity by flipping connections and reversing the drive current; however, a
basic limitation is that the load current must always be less than the driving current.
Moreover, the resistor in series with the diode establishes a constant current allowing
the diode to achieve a stable reference voltage.
RS
D1
D1
D2
RZVREF
+VS +VS
(a) (b)
VREF
Figure 1.1: (a) Simple diode (b) Zener reference.
Another common realization of a voltage reference consists of using a Zener or
avalanche diode, as shown in Figure 1.1(b). The diode operates in the reverse
breakdown region since a current is forced to flow from the cathode of the diode. In
this operating region, the load current changes cause nearly negligible fluctuations in
diode voltage. While true Zener breakdown occurs below 5 V, avalanche breakdown
takes place at higher voltages, in the range from 5 to 8 V, with a positive temperature
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drift of approximately +1.5-5 mV/◦C [2]. Therefore, Zener diodes are generally used
for high voltage applications.
Additionally, in an IC, surface operated diode junction breakdown is prone to crystal
imperfections and other contamination sources. For this reason, Zener diodes formed
at the surface are more noisy and less stable than the buried (or sub-surface) Zener
diodes [5]. In Figure 1.2, the cross-section view of a simple surface zener and of a
buried zener is shown. As seen in Figure 1.2, in the buried zener, the junction is placed
below the surface of the silicon, so well away from the region where contamination
and oxide effects. Therefore, to improve the noise and drift performance of surface
operated zener, buried zener diodes are more likely to be used in the design of voltage
references.
Zener 
DiffusionBreakdown
Region
Zener 
DiffusionBuried Breakdown
Region
Top Diffusion
(a) (b) 
Figure 1.2: (a) Surface Zener (b) Buried (Sub-surface) Zener.
Buried zener references offer very low temperature drift, down to the 1-2 ppm/◦C, and
the lowest noise as a percent of the full-scale, i.e., 100 nV/
√
Hz or less [6]. However,
as mentioned before, they are not appropriate for low voltage applications since the
zener voltage and operating current of zener type references are usually relatively high,
typically on the order of 5 V and several mA, respectively.
1.3.2 Bandgap references
For relatively lower supply voltages, there is another class of voltage references,
called "bandgap references", which are essentially forward biased diode references
with first-order and second-order temperature compensation. The basic operation
relies on the addition of two voltages having opposite temperature dependencies.
The forward biased diode voltage decreases linearly with temperature except for a
small curvature (or non linear dependency), so it has complementary to absolute
temperature (CTAT) dependence. However, the voltage difference between two
6
forward biased diodes operating under different current densities results in a voltage
that is proportional to absolute temperature (PTAT). In a bandgap reference, the
generation of temperature-independent voltage VREF is achieved through the addition
of a CTAT voltage with an appropriately scaled PTAT voltage:
VREF =VCTAT +KVPTAT (1.7)
D1
IB1
D2
IB2 D3
IB3
K
VPTAT
∑
VCTAT
KVPTAT
VREF = VCTAT + KVPTAT
VDD
Figure 1.3: Principle of bandgap reference.
Traditionally, since the CTAT component is generated from a diode or from a
base-emitter voltage of a BJT transistor, the value of the reference voltage is close
to the bandgap voltage of silicon (≈ 1.2 V). The reason is that the diode voltage has
various temperature dependent terms and its zero-order or temperature-independent
component is the bandgap voltage [7]. The temperature drift performance of the
resulting reference voltage is between 20 and 100 ppm/◦C [8]. Further improvement
of the temperature drift performance is limited by the logarithmic temperature
dependence of a diode voltage.
1.3.3 XFET voltage references
XFET (eXtra implantation junction Field Effect Transistor) references are a relatively
new category of integrated references. Their design is based on the properties of
junction field effect (JFET) transistors. The basic XFET based topology is shown
in Figure 1.4. It consists of a pair of junction field effect transistors in which one of
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the two transistors uses an extra ion implantation to raise its pinch-off voltage. The
difference in the pinch-off voltages is amplified and used to generate the reference
voltage. Therefore, from the operation principle point of view, this scheme is similar
to the bandgap reference implemented with bipolar transistors.
J1
IB
J2
IB
VREF = 
R1
R2
R3
VP
VP [1+(R2+R3)/R1] + IPTATR3
IPTAT
VDD
Figure 1.4: Basic XFET reference.
In Figure 1.4, J1 and J2 are driven with the same drain currents, IB. J1 is the JFET
with the extra implantation and the difference between the pinch-off voltages, ∆VP,
will appear between the gates of J1 and J2 for identical current driving conditions and
equal source voltages, which is ensured by the feedback loop with amplifier. As a
result, reference voltage is obtained as:
VOUT = ∆VP
(
1+
R2+R3
R1
)
+ IPTAT R3 (1.8)
where IPTAT is the positive temperature coefficient correction current to compensate
for the negative temperature coefficient of XFET core. The overall temperature drift
performance of the reference is in a range of 3-8 ppm/◦C [6].
The XFET architecture provides a performance level in between bandgap and buried
zener references since its noise level and temperature drift are lower than bipolar
transistor based bandgap references for the equivalent current levels [3, 6].
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1.3.4 Floating-gate voltage reference
Another relatively new high performance voltage reference topology is based upon
EEPROM floating-gate technology, which allows storing a precise voltage on a floating
gate.
A conceptual ideal voltage reference that is composed by an ideal switch and ideal
capacitor is shown in Figure 1.5. The charge stored on the capacitor will be kept if
there is no switching element present. In this case, the main issue for the realization
of the ideal voltage reference becomes obtaining an ideal switch. In the work reported
in [9] the switch is realized by using the so-called tunnel diodes, available in a given
EEPROM technology. These diodes show very low leakage current and operate under
the Fowler-Nordheim tunneling mechanism. The current-voltage expression is given
by:
IT D =C×V 2T D× exp
(
− α
VT D
)
(1.9)
S0
1
VREF_EXT
CS
VS VREF
Figure 1.5: Conceptual ideal voltage reference.
The simplified schematic and cross-section of the floating-gate device, which is a
conventional EEPROM memory cell, shown in Figure 1.6. The device consists of an
NMOS transistor, an equivalent capacitance CS, and two tunnel diodes, T1 and T2. As
seen in the cross-section, the tunnel diode is fabricated as an oxide insulation between
two conducting electrodes and the interior conducting node is isolated by oxide in all
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the directions. Since this node is also the NMOS gate terminal, it is referred to as the
"floating-gate".
T1
CS
VFG
T2
VP
VN
Tunnel
Diodes
MN
(a)
VPVN VFG
oxide
T1T2
(b)
Figure 1.6: Simplified schematic and physical cross-section of FGMOS device/cell.
Since tunnel diodes are two-terminal devices, two tunnel diodes, one (T1) for charging
and the other for discharging (T2), are required to obtain the desired voltage level at
the floating gate. By raising VP FG node is charged through T1 and by lowering VN
FG node is discharged through T2 until the desired voltage is set to FG node. Finally,
by making VP and VN zero, tunnel diodes are turned off.
T1
CS
VFG
T2
VP
VN
VHV
VNV
IB
VREF_EXT
FB 
Amp
Reference  
Amp
VREF
VX
Figure 1.7: Simplified schematic floating-gate voltage reference.
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The simplified schematic of the entire floating gate voltage reference is shown in
Figure 1.7. To be able to continuously adjust the floating gate voltage, VN is connected
to a current source IB that pulls it down to a negative voltage thereby limiting the diode
conduction current to an appropriate value. At the same time VP is connected to a
large positive voltage source through a source follower. VHV and VNV are generated
by on-chip charge pumps. As seen in Figure 1.7, an external voltage source is used
during the calibration of the reference. Tunnel diodes are driven through the feedback
loop that includes the additional feedback amplifier and sets the voltage on the floating
gate. Finally, reference amplifier generates the reference voltage.
The voltage reference, fabricated in a 25 V 1.5 µm EEPROM CMOS process, achieves
a temperature coefficient better than 1 ppm/◦C with a total current consumption of
500 nA due to the sub-threshold region operation of the buffer amplifiers [9].
1.4 Scope of the Dissertation
The last century has witnessed an explosion in the market demand for battery-operated
systems through the applications like cellular phones, personal digital assistants, and
laptops. Therefore, circuits like DC-DC converters, linear regulators, and bandgap
references, that form an integral component of their power management architecture,
are critical to system performance. The primary market requirements for these portable
systems are high functional integration, small size, and most importantly, low power
and cost.
However, todays technology satisfy the need of functional integration and low cost by
fabricating digital, RF and analog circuits on the same substrate (SoC), it poses number
of design challenges for analog parts of the systems due to the required precision and
low supply voltage limitation of sub-micron technologies. Indeed, it would be optimal
to use a supply voltage on the order of 0.5-0.6 V since it is the voltage range a single
solar cell can supply at its output and digital circuits can work with such low voltages.
On the contrary, conventional analog blocks such as amplifiers and reference circuits
need higher supply voltage due to the required overheads at the output stage and the
necessary output swing.
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In line with this motivation and these facts, this thesis concentrated on design of
bandgap reference in standard CMOS technologies. At first, the need of high precision
is tried to be solved through a curvature correction method in order to remove the
nonlinear temperature dependency of output voltage. In this BGR circuits, a gain stage
is utilized in stead of an operational amplifier to make the architecture compact and
power efficient. During the design, base current compensation technique have been
proposed and adopted with respect to the designed BGR circuit. Moreover, a block
bulk isolation strategy proposed and adopted in order the suppress the substrate noise
coupling which is especially important for mixed signal SoCs, since these systems have
to incorporate both noise sensitive precision analog blocks as well as very large and
noisy digital blocks. However, even if high temperature stability is achieved through
these designed circuits, they are suffering from the need of relatively high supply
voltage.
Therefore, in the second part of the thesis, the need of working with a sub-1V supply
voltage and very low power is tried to be satisfied through the proposed new voltage
reference architectures for standard CMOS technologies. The proposed architectures
consist of a conventional current mode bandgap reference core and an LDO with its
control circuitry formed by a sampled-data amplifier and its compensation circuit that
provides the bias current of bandgap core. The minimum supply voltage depends on
the required output level and a number of practical limits such as limitation coming
from each sub-block utilized in the proposed architecture. For instance, in the preferred
implementation, an output voltage of 200 mV, 300 mV across the PMOS diode, and a
voltage drop as low as 100 mV across MLDO lead to a supply voltage down to 0.6 V.
This, however, it is not the only and also the dominant constraint in the circuit. The
dominant one for determining the minimum supply voltage is due to the input stage
of the proposed sampled data amplifier since in the used technology, the thresholds
of the P-channel and the N-channel transistors are −0.45 V and 0.4 V, respectively.
With an overdrive voltage of 50 mV, the minimum supply voltage is, hence, 0.65 V.
However, this value increases for low temperatures as the transistors threshold voltage
also increases. As a result, the performance of the designed and implemented circuits
are obtained while using 0.8 V nominal supply voltage.
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The main contributions of this thesis can be summarized as follows:
• Design and implementation of a higher-order compensation method in order
to obtain high precision low noise BGR working with moderately high supply
voltages.
• Development and implementation of block bulk isolation design strategy to reduce
the noise coupling between blocks in the same die, which is especially important
for mixed-signal SoCs that has to incorporate both noise sensitive analog blocks
and noisy digital blocks.
• Design and implementation of new voltage reference generator architectures, which
can work down to very low supply voltages with very low quiescent current through
taking the advantage of sampled data operation while having moderate temperature
stability (moderate precision).
1.5 Organization of the Dissertation
The objective of this research is to design and implement fully integrated CMOS
voltage references. In particular, this thesis consists of two main bandgap reference
designs; one of them focusing on a high precision, low noise BGR design that exhibits
high immunity to substrate noise, the second one focusing on a low supply voltage and
and low power BGR design in a standard CMOS technology. For this reason, firstly,
primary specifications of voltage references and also types of voltage references are
covered in chapter 1.
In order to understand and quantify those specifications, an overview of integrated
devices utilized within the voltage reference circuits is given in chapter 2. For
each device, their operation regions, temperature characteristics and matching
performances/properties are summarized. Moreover, since the thesis concentrated on
bandgap reference design, chapter conitunes with presenting the operational principles
of BGR circuits and presents an extensive literature review on various kinds of
BGR circuits with respect to different classification aspects such as temperature
compensation order, topology or utilized devices.
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In chapter 3, the design and implementation of high precision low noise BGR circuits
are presented. The chapter starts with a curvature corrected current mode BGR circuit
design and continues with improving the design by adopting the proposed block bulk
isolation strategy in order to increase the immunity to substrate noise. Moreover,
the switched biasing technique, which is mostly applied to the oscillators, is also
implemented in the designed BGR in order to improve the low noise performance of the
circuit. Chapter concludes with the measurement results obtained from the designed
BGR circuits.
Chapter 4 concentrates on low voltage and low power bandgap reference design. With
this motivation two different new voltage reference topologies are proposed utilizing
sampled data operation. In this chapter, the design and implementation details of the
two proposed voltage reference circuits are presented. Chapter concludes with the
measurement results obtained from the designed low voltage low power BGR circuits.
Finally, in chapter 5, a conclusion of the thesis is given by summarizing all the
information that has been presented. And possible future extensions to the current
research is also discussed.
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2. INTEGRATED DEVICES UTILIZED WITHIN THE VOLTAGE
REFERENCE CIRCUITS AND LITERATURE REVIEW
In this chapter, an overview of integrated devices utilized within the voltage
reference circuits in terms of their operation regions, temperature characteristics and
matching performances/properties are summarized and an extensive literature review
on various kinds of BGR circuits with respect to different classification aspects such
as temperature compensation order, topology or utilized devices is presented.
2.1 Integrated Devices Utilized Within The Voltage Reference Circuits
2.1.1 Diode
Diodes are one of the simplest two-terminal semiconductor devices which have
basically three different operating regions: forward-biased, reverse-bias and
reversed-breakdown regions, as seen in Figure 2.1.
I d  
[m
A]
  
-Vz   
Id   
+  Vd  -   
Reverse 
Breakdown   
Reverse 
Bias   
Forward 
Bias   
Vd [V]   0.5   1   1.5   
Figure 2.1: Typical I−V curve of a junction diode.
When the voltage applied between two terminals (anode to cathode) is positive, the
region of operation is called forward-biased and a significant amount of current flows
once the applied voltage is higher than the value of the potential barrier. In this region,
the diode current grows exponentially with the diode voltage:
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ID = IS
[
exp
(
VD
nVT
)
−1
]
(2.1)
where ID is the current flowing through the diode, IS is the saturation current, VD is
the voltage across the diode, n is a process dependent constant and VT is the thermal
voltage that is directly proportional to the temperature:
VT =
kT
q
(2.2)
where k is Boltzmann’s constant, T is the absolute temperature in Kelvins and q is the
magnitude of the electron charge. At room temperature (27◦C), the thermal voltage is
approximately 25.8 mV.
Due to the exponential characteristic of the I−V relationship in the forward-biased
region, the diode voltage is approximately constant around 0.6 V for current levels
ranging from a few to hundred micro-amps, which makes a forward-biased diode
appropriate for generating a predictable and repeatable voltage.
When the diode anode-to-cathode voltage is between the breakdown voltage (−Vz) and
"0", the operating region of the diode is called reverse-biased and, as seen in Figure 2.1,
the current flowing through the diode in this region is significantly low. However, when
the voltage across the junction exceeds the reverse-breakdown voltage, a significant
amount of current starts flowing into the cathode terminal. This is due to the two
mechanisms called "zener effect" and "avalanche effect".
The Zener effect is a type of electrical breakdown due to the increased electric field
that enables tunneling of electrons from the valence to the conduction band of the
semiconductor and leads to a large number of free minority carriers. This is generating
a reverse current across the junction. Avalanche process occurs when the carriers in
the transition region are accelerated by the electric field to energy levels sufficient to
create more free electron-hole pairs through impact ionization, increasing the reverse
current. The Zener effect is responsible for junction breakdown if breakdown occurs
when the reverse-bias voltage is less then 5 V whereas avalanche breakdown occurs
when the reverse-bias voltage is higher than 7 V. When the reverse-bias voltage is
between 5 and 7 V, the breakdown mechanism can be ascribed to either one of the two
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effects or both [10]. However, today diode reverse breakdown is referred as Zener and
breakdown diodes are Zener diodes, even though it is usually avalanche breakdown [6].
Moreover, Zener tunnelling mechanism, in zener diodes, with a breakdown voltage
less than 5 V has a negative TC, while avalanche breakdown mechanism in diodes
with a breakdown voltage higher than 7 V has a positive TC. In the breakdown voltage
range between 5 V and 7 V that corresponds to the transition from Zener tunneling to
avalanche breakdown mechanism, TC values are relatively low (i.e. +1.5 to 5 mV/◦C).
Therefore, diodes with breakdown voltages in this range are appropriate for voltage
reference designs [2].
2.1.1.1 Temperature characteristics
The temperature dependence of the forward-biased diode voltage is approximately
-2.2 mV/◦C which also includes a nonlinear temperature dependence. A detailed
analysis of the temperature dependence of the diode voltage will be given in the
temperature characteristics of BJT section.
2.1.1.2 Matching performance
Junction diodes in integrated circuit technologies are implemented via various
connections of NPN and PNP transistors. Therefore their matching performance is
directly related to the matching accuracy of bipolar transistors that is described in the
following section.
2.1.2 BJT
The bipolar junction transistor (BJT) is a type of transistor that is formed by the
connection of two series back to back pn junctions (the base-emitter junction and the
base-collector junction). The transistor is named bipolar because current conduction is
provided by two kinds of charge carriers (i.e. electrons and holes) [10].
Depending on the biasing condition of the pn junctions, bipolar transistors have
three different modes of operation. With both junctions forward-biased, a BJT is
in saturation mode and facilitates high current conduction from the collector to the
emitter (or the other direction in the case of PNP). In cut-off, the biasing conditions
are opposite with respect to the saturation case (both junctions reversed biased) and the
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transistor is not letting current go through from collector to emitter. The typical current
versus voltage (I−V ) characteristics of a bipolar transistor are shown in Figure 2.2.
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Figure 2.2: Typical I-V characteristics of a BJT.
In the region called forward-active (or active) region, the base-emitter junction is
forward biased while the base-collector junction is reverse biased. Bipolar transistors
are mostly used in this region of operation and the collector current in this region can
be expressed as:
iC = IS
[
exp
(
vBE
VT
)]
(2.3)
where IS is a saturation current which is on the order of 10−12 to 10−15 and is directly
proportional to the junction area and VT is thermal the voltage. The base current, iB,
is also proportional to exp
(
vBE
VT
)
and therefore it can be expressed as a fraction of
collector current as:
iB =
IS
β
[
exp
(
vBE
VT
)]
=
iC
β
(2.4)
where β is called common-emitter current gain. This parameter is affected by the
width of the base region and the relative dopings of the emitter and base regions, so it
is constant for a given transistor. Finally, the emitter current, iE , is equal to the sum of
the base and collector current of the transistor:
iE = iC + iB (2.5)
Alternatively, it can be expressed as a multiplicand of the collector current:
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iE = αiC (2.6)
where α is a constant related to β as given in (2.7) and close to unity since β is usually
in the range from 100 to 200.
α =
β +1
β
(2.7)
2.1.2.1 Temperature characteristics
The collector current of a bipolar transistor has an exponential relationship to the
base-emitter voltage as expressed in 2.3. The base-emittor voltage can be rewritten
as:
VBE =VT ln
(
iC
IS
)
(2.8)
The saturation current IS is related to the device structure, as described in [11]
IS =
qAni2Dn
QB
(2.9)
where q is the magnitude of the electrical charge on the electron, A is the emitter-base
junction area (or emitter cross-sectional area ), ni is the intrinsic minority carrier
concentration, Dn is the electron diffusion constant in the base, QB is total base doping
per unit area. The quantities that are temperature dependent are
ni2 = BT 3 exp
(−Vg0
VT
)
(2.10)
Dn =VTµn =CVT T−n (2.11)
where Vg0 is the band-gap voltage of the silicon extrapolated to 0 K, µn is the average
mobility for minority carriers in the base, B, C and exponent n are temperature
independent constants. Therefore, the saturation current IS can be explicitly expressed
by
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IS = DT 4−n exp
(−Vg0
VT
)
(2.12)
where D is a temperature independent constant, D = kABC/QB, defined by all the
constants such as k, A, B, C, and QB in the previous equations. For the sake of
temperature modeling, the collector current can be expressed as:
iC = ET x (2.13)
where E is another temperature independent constant and x is a number defined by the
temperature dependence of the collector current, for instance x is equal to 1 for PTAT.
Consequently, the temperature dependence of the base-emitter voltage can be obtained
by replacing the saturation and collector currents in 2.8. However, for the purpose of
design, expressing the temperature dependence of VBE as a function of the reference
temperature (Tr) is more appropriate. This expression can be derived by solving for
the constant VBE relationship at given reference temperature and substituting it back in
the VBE equation. The resulting expression for the VBE temperature behaviour is given
by [12]
VBE (T ) =Vg0−
(
Vg0−VBE (Tr)
) T
Tr
− (η− x) kT
q
ln
(
T
Tr
)
(2.14)
where Vg0 is bandgap of silicon extrapolated to 0 K, T is the absolute temperature in
K, VBE (Tr) is the voltage across the diode at temperature Tr, η is a process dependent
but temperature independent constant and x relates to the order of the temperature
dependence of the collector current (IC ∝ T x).
2.1.2.2 Matching performance
The most important causes of BJT mismatch are variations in the base and collector
currents. The variations can be reduced with increasing device (emitter) area. In
a matched bipolar transistor pair, the errors are bias point independent; moreover,
the collector current mismatch is the dominant error source for collector current and
base-emitter voltage matching [13].
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For a conventional bandgap circuit, the error that BJT mismatch creates is the deviation
in the desired ratio of the saturation current density JS of transistors. The fractional
error in the ratio δQ, can be expressed as
δQ =
∆IS
IS
(2.15)
Since bipolar transistors can be matched to a high degree of accuracy (e.g. 0.1-1 %),
BJT mismatch has a small effect on the accuracy of the reference voltage. The error due
to a mismatch of 1 % is only 3 mV or roughly 0.25 % for a 1.2 V reference [7]. From
the layout point of view, careful layout techniques such as the use of dummy devices,
avoiding metal coverage, and maintaining identical environments around devices have
to be adopted to not to degrade the high intrinsic matching of bipolar devices [14].
2.1.3 MOSFET
A metal-oxide-semiconductor field-effect transistor (MOSFET) consists of two highly
doped semiconductor regions (source and drain) , which are isolated from the substrate
by reverse-biased pn junctions. A metal or polysilicon gate covers the region between
source and drain. The gate is separated from the semiconductor by the gate oxide.
A MOSFET is a voltage controlled majority carrier device. The movement of majority
carriers in a MOSFET is controlled by the voltage applied on the control electrode
Gate (G) which is insulated by a thin oxide layer from the bulk semiconductor body.
The electric field produced by the gate voltage modulates the conductivity of the
semiconductor material in the region between the main current carrying terminals
called Drain (D) and Source (S).
The MOS transistor has three different operation regions, depending on the voltages at
its terminals: weak inversion where the gate-source voltage is lower than the threshold
voltage (VGS <VT H), saturation where the drain current is almost totally controlled by
the gate voltage and linear (or triode) region where the drain-source voltage is effective
besides the gate voltage on the control of the drain current. The transition between
the saturation and linear regions is determined by the condition (VDS = VGS−VT H).
The typical current versus voltage (I−V ) characteristics of a MOSFET are shown in
Figure 2.3.
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Figure 2.3: Typical I-V characteristics of a nMOS.
In the weak inversion (or sub-threshold) region, the effect of thermal energy on
the Boltzmann distribution of electron energies allows some of the more energetic
electrons at the source to enter the channel and flow to the drain which results in a
sub-threshold current. This current depends exponentially from the gate-source voltage
and can be approximated by [11]
IC = ID0
[
exp
(
VGS−Vth
nVT
)]
(2.16)
where ID0 is the current at VGS = Vth, and n is the slope factor (n = 1+ (CD/Cox))
which takes values between 1.5 and 3 for typical CMOS technologies. A significant
result is that the behaviour of a MOS transistor in weak inversion region is similar
to behaviour of a bipolar transistor. While working in the weak inversion region, the
MOS transistors deliver the highest possible transconductance-to-current ratio (see in
2.17), which is almost equal to the one of a bipolar transistor [15].
gm
ID
=
1
(nVT )
(2.17)
When (VGS > VT H), an inversion layer (the channel) is created, allowing current to
flow between the drain and the source. This current can be expressed as
ID = µCox
W
L
[
(VGS−Vth)VDS−
V 2DS
2
]
(2.18)
where µ is the carrier effective mobility, Cox is the gate oxide capacitance per unit
area, W and L are the gate width and length of the transistor, respectively. In the triode
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region, the drain current is linearly proportional to the overdrive voltage (VGS−Vth),
which is the dominant control voltage if VDS  (VGS−Vth). In these conditions, the
MOS transistor can be used as a voltage controlled resistor. Moreover, 2.18 represents
a parabola on the ID−VDS plane whose maximum is achieved in the condition VGS−
Vth = VDS, in which the charge in the inverted layer at the drain end goes to zero and
any larger VDS results in unrealistic situations. Therefore, this condition defines the
range in which 2.18 is valid and establishes the limits of the triode region.
When the gate voltage is still higher than the threshold voltage and the VDS voltage
exceeds the aforementioned condition, VGS−Vth, transistor leaves the linear region
and enters the saturation region. The drain current in this region varies with the square
of the overdrive voltage and is given by
ID =
1
2
µCox
W
L
(VGS−VT H)2 [1+λVDS] (2.19)
where λ is the channel length modulation parameter which defines the VDS dependency
of the drain current due to channel length modulation in this region. The slope of the
ID−VDS curves in Figure 2.3 is λ .
2.1.3.1 Temperature characteristics
The carrier mobility µ and the threshold voltage are the two main factors that
determine the MOS transistor temperature behaviour. The temperature dependence
of the mobility can be expressed as [16]
µ (T ) = µ (T )(T/T0)αµ (2.20)
where T0 is the reference temperature and the parameter αµ can be considered
independent from the temperature and its values is normally assumed equal to -1.5,
which is valid when the scattering mechanism is dominant [17]. Therefore the
temperature coefficient of the carrier mobility can be approximated as
TCµ =
1
µ
δµ
δT
= αµ
1
T
∼= −1.5
T
(2.21)
The threshold voltage of a MOS transistor is given by
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Vth =VFB+2φF + γ
√
2φF (2.22)
where VFB is the flat band voltage, φF is the Fermi potential of the substrate and γ is the
body effect parameter. Even these parameters have different temperature dependencies
[18], the threshold voltage of a MOS transistor is commonly modeled to decrease
linearly with the temperature increase [19]
VT H (T ) =VT H (T )+αVT H (T −T0) (2.23)
where αVT H is assumed as temperature independent coefficient and takes values from
-1 mV/◦C to -4 mV/◦C [16].
2.1.3.2 Matching performance
The dominant sources of drain current and gate-source voltage mismatch for MOS
transistors are threshold voltage differences ∆Vth and current factor differences ∆β
(β = µCoxW/L) and their matching scales with the device area. However, in contrast
to the BJT case, MOS transistor matching is bias dependent; for typical bias points
(i.e. (VGS−VT H)< 0.65 V ) the relative effect of VT H mismatch is dominant [13].
For a conventional bandgap circuit, the error that MOS mismatch creates is due to
the deviation in the desired ratio of the current mirrors. The mismatch between the
mirrored currents δM can be expressed as
δM =
∆β
β
− 2∆VT H
(VGS−VT H) (2.24)
A 3-σ mismatch of MOS transistors is on the order of 2% and generates an
approximate error of 24 mV or 2% in a 1.2 V reference at room temperature which is
relatively high with respect to error caused by BJT mismatch. Matching performance
can be improved by increasing the active area and the overdrive voltage (VGS−Vth)
of the MOS transistors since ∆β and Vth are inversely proportional to the active
area of the device [20]. However, increasing the transistor area results in higher
parasitic capacitances at the mirror nodes thus causing a reduction in the bandwidth
and degrading the capability of the reference to respond to line and load fluctuations.
In other words, this worsens the AC performance [7]. On the other hand, using large
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overdrives to achieve high matching performance requires to high voltage headroom
which is difficult to obtain or is conflict with the shrinking supply voltages of modern
CMOS processes. As a result, MOS mismatch is the most critical process-induced
error source in bandgap reference circuits.
From the layout point of view, although device position and orientation have not
significant effect on random mismatch errors, it can cause systematic differences.
Therefore, utilizing dummy devices, using common-centroid and inter-digitation
techniques and maintaining symmetry (also in the sense of metal connections) is
important to prevent possible systematic errors [21].
2.1.4 Resistor
Integrated resistors are made of thin strips of resistive layer, and they are connected
to metal terminals by two ohmic contacts, as shown in Figure 2.4 [22]. The total
resistance can be calculated by
R = 2Rcont +
L
W
R2 (2.25)
where Rcont is the resistance of metal connection contacts, R2 is the sheet resistance
of the layer used to form the resistance and L/W is the number of squares. Most
commonly used integrated resistors are formed by polysilicon (first or second poly) or
diffusion (p+, n+ or well) layers. Moreover, polysilicon resistors exhibit higher sheet
resistance due to the grain-boundary regions [23].
Figure 2.4: Typical integrated resistor.
The body of the resistance is insulated from its surroundings by an oxide layer or by
a reverse biased junction. For diffusion resistors, this insulation is ensured by reverse
biased junctions which cause a capacitive coupling between the resistor itself and the
substrate (or well). Therefore, it is important to deal with these parasitic capacitances
by appropriate shielding strategies to prevent noise coupling from the substrate, even
if it has not significant effect on the frequency behaviour. On the other hand, for
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polysilicon resistors insulation is ensured mostly by an oxide layer and these resistors
are not in the immediate proximity with the substrate. For these kind of resistors, the
coupling is far weaker with respect to the diffusion ones and more effective shielding
can be employed. As a result, diffusion resistors are mostly used in electrostatic
discharge protection circuits while doped polysilicon resistors are commonly used as
a precise analog resistor element for a wide range of applications [23]. The stability of
resistors directly affects the accuracy of the reference voltage; therefore, they have an
important role on performance of particularly high speed mixed-signal IC applications
that require high precision and temperature stability.
2.1.4.1 Temperature characteristics
The temperature coefficient of a resistor (TCR) is the parameter that is used to define
the temperature dependent characteristic of a resistor and can be expressed as
TCR =
1
R
δR
δT
(2.26)
Even though, (TCR) values of integrated diffusion and polysilicon resistors are highly
dependent on technology and given as a process parameter, in general diffused resistors
have positive (TCR) values while polysilicon resistors exhibit negative ones. Moreover,
diffusion resistors (TCR) are far bigger when compared to polysilicon ones [22].
2.1.4.2 Matching performance
Integrated resistors can be matched to a high degree of accuracy through appropriate
layout techniques such as using dummy devices at the edges of resistor arrays
that can reduce mismatch due to etching errors, using common-centroid layout and
inter-digitation that spatially average geometry and dopant fluctuations over resistor
arrays [21]. Moreover, again increasing device (resistor) area also increases the
matching performance through averaging fluctuations in geometry. After careful
layout, resistor mismatch is typically in the range of 1% to 0.1% and 0.5% of resistor
mismatch generates an error of about 3 mV or 0.25% for a conventional 1.2 V
reference.
Process variations lead to a large deviation in resistor values often as large as
20%. These deviations can be reduced by choosing appropriate kind of resistor (i.e.
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polysilicon resistors typically exhibit a smaller variation of resistance with voltage and
temperature, than n-well resistors). However, resistor variations due to deviations in
sheet resistance from one die to another cannot be controlled. Only a proper trimming
procedure after fabrication can reduce the effect of those variations.
2.2 Literature Review on Bandgap Reference Circuits
In the previous chapter, different types of voltage references have been mentioned with
respect to their design origin. The bandgap voltage reference (BGR), which was firstly
proposed by Widlar [24] and was further developed by Kuijk [25] and Brokaw [26], is
the most popular circuit topology utilized to implement voltage references.
The basic operation of BGR circuits relies on the summation of a PTAT voltage with a
CTAT voltage.This results in the cancelation of linear temperature dependent terms
so that a first-order temperature compensation is achieved. The CTAT voltage is
obtained through the temperature dependence of a forward biased diode voltage that
corresponds, in general, to a base-emitter voltage (VBE) of a bipolar transistor and the
PTAT voltage is obtained through the thermal voltage VT that is extracted from the
difference of two forward-biased diode voltages.
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Figure 2.5: Classic Brokaw bandgap reference circuit.
The commonly known Brokaw cell is shown in Figure 2.5. The current mirror
(basic current mirror used for the sake of simplicity) forces the same current to both
bipolar transistors Q1 and Q2, which have different emitter areas and hence different
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base-emitter voltages. The difference of the base-emitter voltages of transistors Q1 and
Q2, when applied to resistor R1, produces a PTAT current, IPTAT , and, consequently, a
PTAT voltage, VPTAT , across resistor R2:
IPTAT = IC1 = IC2 =
VT
R1
ln
(
N
IC1
IC2
)
=
VT
R1
ln(N) (2.27)
VPTAT = 2IPTAT R2 = 2VT ln(N)
R2
R1
(2.28)
This voltage, having a positive temperature coefficient, is then added to the
base-emitter voltage of Q1, which has a negative temperature coefficient, to generate
the temperature stable reference voltage, VREF :
VREF =VBE1+2
R2
R1
VT ln(N) (2.29)
As seen from Figure 2.5, bipolar transistors are used in the classic Brokaw cell, in
which all device terminals are floating. For this reason, the schematic, as it is, cannot
be implemented directly in a standard CMOS technology. Figure 2.6 shows the simple
implementation of bandgap reference concept in CMOS technology with parasitic
substrate PNP transistors [11]. Current mirrors formed by M1, M2 and M5 enforce
branch currents equal to a PTAT current which is generated by Q1, Q2 and R1 when
the voltages on node A and B are imposed to be equal by a voltage-clamping circuit
composed of M3 and M4. Thus, VREF is given by
VREF =VEB3+
(
R2
R1
)
VT ln(N) (2.30)
As a result, the achieved VREF is in the form of
VREF =VBE +MVT (2.31)
where M is determined by the circuit parameters such as (R2/R1) and N. For first-order
approximation, the temperature dependence of the base-emitter voltage 2.14 can be
rewritten using the linearization for values of T near Tr, ln(Tr/T ) ' (Tr−T )/T to
neglect higher-order nonlinear components.
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Figure 2.6: Simple CMOS implementation of bandgap reference.
VBE ≈
[
Vg0+(η− x)VTr
]− [Vg0−VBE (Tr)+(η− x)VTr] TTr (2.32)
where the value of the constant x can be replaced by "1" since the collector current is
PTAT. In order to have a zero-TC for the reference voltage at a reference temperature,
its first derivative must be equal to zero,
δVREF
δT
=−
[
Vg0−VBE (Tr)+(η−1)VTr
Tr
]
+
[
MVT (Tr)
Tr
]
(2.33)
Consequently, the value of M to have zero-TC at a given reference temperature is
obtained as
M =
Vg0−VBE (Tr)
VTr
+(η−1) (2.34)
Therefore, a VREF with low temperature coefficient can be easily obtained by
optimizing temperature-independent circuit parameters (R2/R1) and N. As a result,
a reference voltage for zero temperature coefficient has a value around 1.205 V and is
intrinsically-defined: it is the value of the energy bandgap of the silicon.
2.2.1 Higher-order bandgap references
The accuracy level that typical first-order compensated bandgap references can
achieve is limited with the nonlinear (logarithmic) component of the base-emitter
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(diode) voltage temperature behaviour (2.14) and it is not adequate for many high
performance systems [2]. Therefore, several high-order compensation techniques such
as quadratic temperature compensation [27], exponential temperature compensation
[28], piecewise-linear curvature correction [29], temperature-dependent resistor ratio
compensation [30, 31], and matched or exact nonlinear compensation [32–35] have
been reported to further reduce the reference voltage output temperature coefficient
(TC) to the range 1-10 ppm/◦C by compensating for higher-order temperature
dependency.
In the temperature-dependent resistor ratio technique, temperature coefficients of
different resistors in the process are used to compensate for nonlinear terms in a
first-order bandgap scheme. Figure 2.7 shows one of the implementations of this
method reported in [31].
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Figure 2.7: Curvature-corrected bandgap reference based on temperature-dependent
resistor ratio proposed by Leung et al [31].
All the resistors except R3 are realized using the same material, while R3 is made
of high-resistive polysilicon which has a negative TC. The reference voltage can be
written as:
VREF =VEB2+
(
R2
R1
)
VT ln(N)+
(
R3
R1
)
VT ln(N) (2.35)
where R3/R1 is a temperature-dependent ratio. Therefore, the nonlinear
temperature-dependent term in VEB (T lnT ) can be compensated for depending on
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the relative temperature coefficients of R1 and R3. Moreover, R4 is used to provide
good matching between VDS voltage of M1 and M2 by setting it equal to (R2+R3) at
room temperature. Notice that, with this implementation the achieved TC is 5 times
improved with respect to the first-order compensated one [31].
The method so called matched or exact curvature correction method, is based on
generating a nonlinear difference current which is obtained through the VBE difference
of bipolar transistors with different temperature-dependent collector currents. Note
that, in the temperature dependence equation of VBE 2.14, x is a variable related to the
temperature dependence of the collector current, i.e. it takes the value "1" for PTAT
collector current and "0" for first order compensated current. The implementation of
the matched curvature correction method proposed in [32] is shown in Figure 2.8.
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Figure 2.8: Curvature-corrected bandgap reference proposed by Malcovati et al [32].
In this circuit, Q2 is biased by a PTAT current (x= 1 in (2.14)), while Q3 is biased by a
first-order temperature-independent current (x= 0 in (2.14)). The base-emitter voltage
difference of Q2 and Q3 is dropped on R4 to obtain the nonlinear current INL, is given
by
INL =
(VEB2−VEB3)
R4
=− 1
R4
VT ln
(
T
Tr
)
(2.36)
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Therefore, since the reference voltage VREF is obtained on the resistor R3 driven with
the output current (I1+ I2+ INL), VREF is given by
VREF =
(
R3
R2
)
+
[
VEB2+
(
R2
R1
)
VT ln(N)−
(
R2
R4
)
VT ln
(
T
Tr
)]
(2.37)
When the resistor ratio R2/R4 = η−1, the nonlinear term in VEB2 is cancelled. How-
ever, resistors temperature dependence affects the PTAT and temperature-independent
currents generation, thus introducing inaccuracies. In addition, another source of error
in this architecture is due to the mismatch of current mirrors. Therefore, VREF can be
set to about one VEB in order to match the VDS of M4 with the one of M1−M3.
Another implementation of this technique proposed in [35] is shown in Figure ??.
In the circuit, Q1 is driven by a PTAT current, while Q2 is driven by a first-order
temperature compensated current (summation of the PTAT current with the CTAT
current generated on R1). Finally VBE voltages of these two BJTs are translated to
currents by resistors in order to take the difference of these currents. In the figure, the
PTAT current generation is not shown for simplicity. The output reference voltage of
the circuit is given by
VREF =
(
VBE1
R1
+
VBE2
R2
)
(R3+R4)+ IPTAT R4 (2.38)
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Figure 2.9: Exact curvature-corrected bandgap reference proposed by Mora et al [35].
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By substituting for VBE terms in this equation, proper design relationships to cancel the
linear and nonlinear temperature dependent terms can be obtained. Therefore, applying
these conditions result in
VREF =Vg0 (R3+R4)
(
1
R1
− 1
R2
)
(2.39)
2.2.2 Low-voltage / Sub-1V bandgap references
As pointed out earlier, technology scaling and demand for low power applications lead
to lower supply voltage, which makes traditional BGRs no more suitable. Indeed,
when the temperature effects have been canceled, as previously mentioned the value
of the reference voltage for traditional BGRs is approximately equal to the extrapolated
bandgap voltage of silicon at 0 K, 1.205 V. This problem can be solved by using
resistive subdivision methods that allow scaling down the reference voltage and
enabling sub-1V operation [32, 36, 37]. These implementations are also called current
mode BGRs since they generate a temperature-independent current, which is then
mirrored to an output resistor to create a sub-1V output voltage.
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Figure 2.10: A CMOS bandgap reference with sub-1V operation proposed by Banba
et al [36].
Figure 2.10 shows the circuit presented in [36]. The reference voltage is generated by
the summation of the two currents I1, which is a PTAT current formed by Q1, Q2 and
R1, and I2, a current due to VEB2 and R2. Hence, VREF is given by
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VREF =
(
R3
R2
)[
VEB2+
(
R2
R1
)
VT ln(N)
]
(2.40)
The temperature compensation is achieved by selecting an appropriate R2/R1 ratio and
N. Moreover, the reference voltage can be scaled down to be less then 1.205 V by
setting the resistor ratio R3/R2, so that the value of VREF can be adjusted for different
applications.
The theoretical minimum supply voltage for this circuit architecture is
VDD(min) =VEB+VDSsat,P. However, the supply voltages of most bandgap references
(that use an opamp) is, in fact, limited by the input common mode range of the
opamp, which is required to produce a PTAT voltage or current. Several techniques
have been proposed to overcome this limitation, such as using native (low-threshold)
devices [36], using PMOS input stage with a potential divider [37] or implementing
an opamp using a BiCMOS technology [32].
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Figure 2.11: Bandgap voltage reference using transimpedance amplifier proposed by
Jiang et al [38].
Another method to get rid of the input stage limitation of the opamp consists of using
a transimpedance amplifier (TIA), as shown in Figure 2.11, [38]. The basic principle
of this bandgap reference is to remove the input differential stage of the opamp and to
replace it with a TIA using resistors. The TIA has a large impedance gain and a very
low input impedance with a fixed potential VB at both inputs which is lower then VEB.
Hence, the current I2 is given by (VEB−VB)/R2 where I1 is a PTAT current given by
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VT ln(N)/R1. To eliminate the term with VB, an additional current I3 proportional to VB
and given by VB/R2 is introduced to the output node. As a result, a scalable reference
voltage VREF is achieved:
VREF =
(
R3
R2
)[
VEB2+
(
R2
R1
)
VT ln(N)
]
(2.41)
In addition to the current-mode techniques, the reverse bandgap voltage principle
(RBVP), which is based on adding a VT to an attenuated VBE instead of adding a VBE to
a scaled VT , is used for sub-1V operation [39] as shown in Figure 2.12. The transistor
Q1 and resistors R1, R2 form a modified VBE multiplier so that voltages V1 and VREF
can be expressed as
V1 =
(
R2
R1
+1
)
VBE1+ IB1R2 (2.42)
VREF =V1−VBE2− (IB2R4) (2.43)
By selecting the R2 and R4, such that IB1R2 = IB2R4, the reference voltage is obtained
as
VREF =
(
R2
R1
+1
)
VBE1+VT ln(N) (2.44)
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Figure 2.12: Reverse bandgap voltage reference circuit proposed by Sanborn et al
[39].
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The main advantage of this technique over the current-mode counterparts is the low
output noise, which is dominated by high flat-band and flicker (1/ f ) noise of MOS
current mirrors in current-mode references.
The design techniques that have been mentioned are based on the generation of a
fraction of material bandgap at the expense of extra area required for resistors. The
third method for low-voltage BGR design uses dynamic threshold MOS (DTMOS)
devices [40]. For the MOS diodes based on DTMOS transistors in which gate
and back-gate (bulk) are interconnected, the applied gate voltage would result in an
increased electrostatic filed across the junction, hence the effective bandgap voltage
becomes
Vgap, e f f ective =Vgap,0−Φb1 (2.45)
where Φb1 is the capacitive subdivided version of the built-in voltage over the gate
oxide and over the silicon. This effective bandgap extrapolated to 0 K is about 0.6V
and it is temperature dependent. Figure 2.13 shows the circuit described in [40], where
M1 and M2 are DTMOS transistors used in the input stage of the opamp, M12 and
M13 are DTMOS based diodes. As a result, the bandgap reference circuit generates
an output voltage of 0.65 V under a minimum supply voltage of 0.85 V. The reported
sub-1V voltage references can achieve a TC in the range of 7-15 ppm/◦C.
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M12 M13
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Figure 2.13: DTMOS based bandgap voltage reference circuit proposed by Annema
[40].
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2.2.3 CMOS-only bandgap references
If a standard CMOS technology is utilized, parasitic substrate BJTs formed in
p-well (or n-well) are commonly used to implement BGRs [27, 37]. There are also
CMOS-only voltage references. The most popular implementations use MOSFET
transistors operating in the subthreshold region instead of BJTs [41, 42]. The basic
operation principle of the circuit relies on the negative temperature dependance of the
MOS threshold voltage (or gate-source voltage biased with a constant drain current)
and gate-source voltage that can be used instead of the base-emitter voltage.
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IA
M3
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VREF
Figure 2.14: Subthreshold based CMOS-only bandgap voltage reference circuit
proposed by Huang et al [42].
The circuit presented in [42] is shown in Figure 2.14. In this circuit, transistors M8 and
M9 are operating in the subthreshold region in order to generate a PTAT current IA on
resistor R2:
IA =
nVT
R2
ln
(
P9
P8
)
(2.46)
where n is the slope factor (non-ideal) of a MOS in subthreshold region and P8 and P9
are the aspect ratios of the transistors M8 and M9, respectively. This current is used to
bias M3, to generate VGS3 and to produce the CTAT current IB due to M3 operating in
the subthreshold region as well. The drain current of M5 (IC) is an N times mirrored
version of IA. Finally, through M10 and M11, IA and IB are mirrored to the output
resistance R3 thus generating the reference voltage VREF which can be expressed as
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VREF =
[
P10
P7
IA+
P11
P2
(
VGS3
R1
−NIA
)]
R3 (2.47)
where P =
(
We f f /Le f f
)
is the transistor aspect ratio. If the current values are replaced
in 2.47, the reference voltage can be expressed in the following form
VREF = αVGS3+βVT (2.48)
where α = (P11R3/P2R1) and β = [(P10/P7)−N (P11/P2)] (R3/R2)n ln(P9/P8).
Another CMOS-only voltage reference implementation is based on the weighted
gate-source voltage difference between an NMOS and a PMOS transistor. This
implementation makes use of the different temperature dependencies of the threshold
voltages of the two devices [43, 44]. Figure 2.15 shows the simple circuit, presented
in [43], that uses this technique and obtains VREF basically by subtracting from |VT H p|
a scaled version of VT Hn.
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Figure 2.15: CMOS-only bandgap voltage reference based on weighted ∆VGS
proposed by Leung et al [43].
Transistors M1-M4 provide a current which is mirrored to the reference core through
M5. The core reference circuitry is formed by MN , MP, R1, and R2. Notice that the
principle of the operation of the circuit is based on all transistors operating in the
saturation region. From inspection of the circuit, the reference voltage is given by
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VREF =
(
1+
R1
R2
)
VGSn−|VGSp| (2.49)
The circuit can be optimized by choosing an adequate resistance ratio R1/R2 in order
to compensate for the temperature dependence of the threshold voltage. In addition,
the aspect ratios of transistors MN and MP are key design parameters to compensate
for the mobility temperature dependence at the reference temperature. Note that, the
value of the obtained reference voltage VREF may vary since it depends on the process
parameters.
In conclusion, CMOS-only references that use subthreshold MOS operation exhibit
very low power consumption. However, the major drawback of these topologies is
the large output voltage spread at process corners. This is because at different process
corners, the threshold voltage of a MOS transistor is not related to any specific physical
constant unlike the VBE of BJTs which is converging to a unique voltage, i.e. to the
bandgap voltage of the silicon extrapolated to 0 K. In the literature, it is reported that
the temperature coefficient of a CMOS-only voltage reference can be reduced down to
the 10 ppm/◦C range.
2.2.4 Switched-capacitor bandgap references
If a continuous reference output is not required, as in the case of data converter
applications, switched-capacitor (SC) based BGRs provide a good solution. SC based
techniques are popular because they eliminate the need of using large resistors and can
reduce the effect of the amplifier offset [27, 45–47]. Moreover, these structures are
suitable for fully differential operation that is beneficial for reducing the effects of the
power supply noise and substrate coupling [48].
Figure 2.16 shows an implementation of a bandgap reference circuit with a SC network
in conduction with a single bipolar transistor [45]. As seen in the figure, two current
sources drive the transistor to bias it to a given level during a precharge phase and
to a second, higher level during the reference voltage phase. During the precharge
phase, switch S1 is on and switch S2 is off. Since the opamp is operating in a unity
gain configuration, the voltage across the first capacitor is equal to (−VBE1). Then, by
turning switch S1 off and S2 on, the circuit works in the so called reference voltage
phase. The transistor is driven by the sum of the two currents I1 and I2. Consequently,
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Figure 2.16: Switched-capacitor voltage reference with a single BJT proposed by
Gilbert et al [45].
VBE2 is produced, thus forcing the voltage on C1 to be equal to −VBE2. Therefore, the
resulting VREF is given by
VREF =VBE2+
C2
C3
(VBE2−VBE1) (2.50)
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Figure 2.17: Switched-capacitor voltage reference [49].
Figure 2.17 shows another implementation of a reference voltage designed with
SC-based technique [49], in which the bipolar transistors are used to generate both
temperature coefficients at the expense of large silicon area. When the charge transfer
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equations are written in both phases (φ1 = 1,φ2 = 0 and φ1 = 1,φ2 = 0) and combined
VREF is given by
VREF =
C1
C2−C3
[
VBE2+ kVT ln
(
I2
I1
)]
(2.51)
A CMOS-only and sub-1V realization of a SC voltage reference is shown in
Figure 2.18. The core circuit inputs VGS1 and VGS2 to the operational transconductance
amplifier (OTA) during φ1 = 1 and φ2 = 1, respectively, where φ1 and φ2 are non
overlapping control signals. In the first phase (φ1 = 0 and φ2 = 1), the current flowing
through transistor M11 is MIB and correspondingly the gate-source voltage VGS2 is
stored on the capacitors C1 and C2. In the second phase (φ1 = 0 and φ2 = 1), the
current flowing through that transistor is equal to IB and the corresponding gate-source
voltage VGS1 is connected to C1 while C2 is grounded and C3 is put into the negative
feedback loop. Since the reference voltage appears in the second phase, the circuit
uses a sample and hold to store the reference voltage. Writing the charge conservation
equations, VREF can be derived as
VREF =
C1
C3
[(
1+
C2
C1
)
VGS2−VGS1
]
(2.52)
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Figure 2.18: CMOS-only switched-capacitor based voltage reference proposed by
Huang et al [46].
In general, the threshold voltage has negative temperature coefficient that implies that
the biasing current IB has to be proportional to the square of the absolute temperature to
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compensate for the temperature coefficient. As a result, zero temperature coefficients
can be achieved by adjusting the values of the capacitors C1−C3. The reported SC
BGRs achieve a temperature coefficient between 10 and 20 ppm/◦C.
The aforementioned structures are all standard CMOS compatible and they do not
require any special process steps or devices. The voltage references based on
threshold-voltage difference which can be obtained through selective channel implant
[50, 51], work-function difference due to different gate dopings [52], and flat-band
voltage difference due to different gate materials [53] are not applicable in standard
low-cost CMOS technologies since additional fabrication steps are needed.
2.2.5 Summary
In this subsection, an extensive literature review on various kinds of BGR circuits
which are proposed to meet the required properties and aforementioned specifications
dominated by high precision, low supply voltage and low power operation and
low cost. Since the conventional BGRs are first-order temperature compensated,
higher-order or non-linear temperature compensation required to obtain better
temperature drift performance. The achieved temperature coefficient in the reported
literature over higher-order compensated architectures is in the range of 1-10 ppm/◦C.
As pointed out, another important limitation of traditional BGR circuits is supply
voltage since the value of reference voltage for traditional BGRs is approximately
equal to approximately 1.25 eV; hence, they require a supply voltage greater than
1.25 V. There different methods reported in the literature that are proposed to solve
this problem and able to work sub-1V supply voltage. The reported sub-1V voltage
references can achieve a TC in the range of 7-15 ppm/◦C.
From the cost point view, it is important to be able to have a CMOS compatible
BGR circuit that does not require any special process step mostly to reduce the
threshold voltages of the transistors, hence the minimum required supply voltage.
Parasitic substrate BJTs formed in p-well (or n-well) are available in standard CMOS
technologies and they are commonly used to implement BGRs. However, there
are also CMOS only voltage references in which MOSFET transistors operating
in subthreshold region are utilized instead of the BJTs in BGRs. Thanks to the
subthreshold operation, very low power consumption is achieved by these structures on
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the order of 1-10 nW. However, CMOS-only voltage reference topologies suffer from
the large output voltage spread at the process corner. In the literature, it is reported that
the temperature coefficient of CMOS-only voltage reference can be reduced down to
the 10 ppm/◦C range.
Another kind of approach while designing BGRs is sampled-data operation called
(SC) based BGRs, if continuous reference output is not required as in the case of
data converter applications. If the application is appropriate, this kind of architecture
can be preferred intend of other counterparts since they are eliminating the need for
large resistors, can reduce the effect of the amplifier offset and optimise the power
consumption of the circuit. Moreover, these structures are suitable for fully differential
operation that is beneficial for reducing the effects of the power supply noise and
substrate coupling [48]. The reported SC BGRs achieve a temperature coefficient
between 10-20 ppm/◦C.
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3. HIGH PRECISION LOW NOISE BANDGAP DESIGN
The bandgap reference is the most popular method to implement voltage references.
The principle of operation of the bandgap reference is based on the temperature
dependence of forward biased diode voltage that corresponds to base-emitter voltage
of a bipolar transistor (BJT) in CMOS technology. Summation of a proportional to
absolute temperature (PTAT) voltage with a base-emitter voltage that is complementary
to absolute temperature (CTAT) results in compensation of linear temperature
dependent terms so that first order temperature compensation achieved. However,
logarithmic temperature dependence of the diode voltage still exists after the
first order compensation; therefore, curvature compensation is required to further
reduce temperature coefficient (improve the precision) by compensating higher order
temperature dependency.
In this chapter, two different implementation of curvature-corrected current mode
bandgap voltage reference circuits are presented. In the designs, current mode BGRs
are preferred since they are more advantageous in terms of power consumption and
can operate with a lower supply voltage level. Moreover, a bulk isolation strategy is
proposed to reduce the substrate noise coupling which is an important problem of
low power voltage defence designs in noisy SoCs. Furthermore, switched biasing
technique proposed in [54] is applied to the one of the designed BGR in order to
improve the low frequency noise performance of the BGR circuit. The designed
voltage reference circuits are realized and fabricated in 0.35 µm 3.3 V triple-well
CMOS technology.
3.1 Current Mode Curvature Corrected BGR
The basic operation of the presented BGRs relies on compensating linear and nonlinear
components of base-emitter voltage, VBE , temperature dependence as expressed in [12]
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VBE (T ) =Vg0−
(
Vg0−VBE_Tr
) T
Tr
− (η− x) kT
q
ln
(
T
Tr
)
(3.1)
where Vg0 is the extrapolated bandgap voltage to 0 K, Tr is the reference temperature,
VBE_Tr is the base-emitter voltage at reference temperature, η is a process dependent
but temperature independent variable and x relates to the order of the temperature
dependence of the collector current (IC ∝ T x).
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Figure 3.1: Simplified schematic diagram of the T ln(T ) curvature correction method.
Figure 3.1 shows the simplified schematic diagram of the T ln(T ) curvature correction
method adopted for the presented circuits. For the simplicity, generation of PTAT
current is not shown in the figure. The linear component, the second-term in 3.1, is
compensated by the PTAT voltage generated using the base emitter voltage differences
of two bipolar transistors with different current densities. The nonlinear component,
the third-term, is compensated using the base-emitter voltage differences of two bipolar
transistors (Q1 and Q2) driven with collector currents having different temperature
dependency. As seen in Figure 3.1, Q1 is driven by IPTAT while Q2 is driven
by IPTAT + ICTAT which is temperature independent. Hence, the voltage difference
between base-emitter voltages of Q1 and Q2 gives rise to the nonlinear compensation
current, INL, on resistor RNL and added to IV BE . Current mode operation is based on
generation of a temperature compensated current and then mirroring this current on
an output resistor to obtain the reference voltage. Since the proposed circuits perform
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curvature correction, a nonlinear compensation current exist at the output stage in the
CTAT current. Therefore, in general terms current mode curvature corrected bandgap
output voltage can be written as
VOUT = (IPTAT + ICTAT )×ROUT (3.2)
where ICTAT = (IV BE + INL).
3.1.1 Theory of operation
Figure 3.2 shows the schematic diagram of the proposed circuit. The negative feedback
within the topology equalize the voltages at nodes 1 and 2. The BGR circuit generates
three distinct currents. The first one is a linear PTAT current generated by driving two
equally sized BJTs (Q0, Q1)with different collector currents. This current is expressed
as
IPTAT =VT ln(N)
/
R0 (3.3)
where N is the ratio of the collector currents of Q0 and Q1 achieved by adjusting
aspect ratios of PMOS current mirrors (MP0, MP1). The second one is proportional to
the base-emitter voltage of bipolar transistor Q1
IV BE =VBE1
/
R1 (3.4)
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Figure 3.2: Schematic diagram of the proposed current mode bandgap reference
circuit.
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The third one is a nonlinear current that is temperature independent to the first order.
It is generated by driving Q1 and Q2 with collector currents that have different
temperature dependencies. The base-emitter voltage difference of these transistors is
dropped on resistor RNL. Base-emitter voltages of Q1 and Q2 can be written as in 3.5
and 3.6, since Q1 is driven by a PTAT current (x = 1) and Q2 is driven by a current
that is temperature independent to the first order (x = 0). Thus, the current flowing
through RNL is
VBE1 =Vg0−
(
Vg0−VBE1_Tr
) T
Tr
− (η−1) kT
q
ln
(
T
Tr
)
(3.5)
VBE2 =Vg0−
(
Vg0−VBE2_Tr
) T
Tr
− (η−0) kT
q
ln
(
T
Tr
)
(3.6)
INL =
1
RNL
[
(VBE1_Tr−VBE2_Tr) TTr +
kT
q
ln
(
T
Tr
)]
(3.7)
As seen in Figure 3.2, the current flowing through the current mirror formed by
MP6 − MP8, is the sum of the current IV BE and the nonlinear current (INL). This
current, ICTAT , is
ICTAT =
Vg0
R1
+
[
VBE1_Tr−Vg0
R1
+
VBE1_Tr−VBE2_Tr
RNL
]
T
Tr
+
[−(η−1)
R1
+
1
RNL
]
kT
q
ln
(
T
Tr
)
(3.8)
The value of RNL is chosen to compensate the T ln(T ) temperature dependency of IV BE
so that the CTAT current has only linear temperature dependency. 3.9 expresses this
choice for RNL and 3.8 turns into 3.10
RNL =
R1
(η−1) (3.9)
ICTAT =
Vg0
R1
− Vg0−ηVBE1_Tr +(η−1)VBE2_Tr
R1
T
Tr
(3.10)
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Hence, the output current IOUT , which is the sum of CTAT and PTAT currents, can be
expressed as:
IOUT =
Vg0
R1
− Vg0−ηVBE1_Tr +(η−1)VBE2_Tr
R1
T
Tr
+
kT
q
ln(N)
R0
(3.11)
The value of the resistor R1 is chosen to cancel the linear temperature dependency of
CTAT current. This choice of R1 can be obtained by solving 3.11 for this condition.
R1 =
Vg0−ηVBE1_Tr +(η−1)VBE2_Tr
ln(N)Tr
(
k/
q
) R0 ≡ KR0 (3.12)
Finally the output current and the reference voltage are obtained as:
IOUT =
Vg0
R1
⇒VREF =Vg0 ROUTR1 (3.13)
Base currents of the bipolar transistors are ignored during the analysis for the sake of
simplicity. However, the output current IOUT includes also the base currents of Q0
and Q1. While generating the output reference voltage, the base currents of bipolar
transistors are subtracted from IOUT using base current compensation circuitry.
3.1.2 Implementation
In the implementation of the proposed circuit, emitter areas of the BJTs are chosen to
be minimum and equal in order to match and minimize the device parasitics and the
area. Mirroring ratio of collector currents of the BJTs Q0 and Q1 are chosen as N = 4.
Since the operation of the circuit is based on a current mode technique, the output
voltage can be adjusted to an arbitrary level by scaling the output resistor ROUT . In
the preferred implementation, the output resistor is chosen equal to 120 kΩ to obtain
0.5 V reference voltage. Table 3.1 gives the transistor sizes of the designed curvature
corrected BGR.
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Table 3.1: Transistor sizes of the designed curvature corrected BGR.
Transistor Parameter
Q0, Q1, Q2, Q3 Normalized Area = 1
MP0, MP2, MP4, MP5 W / L = 10µm / 20µm
MP1 W / L = 40µm / 20µm
MP3 W / L = 5µm / 20µm
MP6, MP7, MP8 W / L = 10µm / 20µm
MP9, MP10 W / L = 0.5µm / 50µm
MN0 W / L = 5µm / 5µm
MN1, MN2 W / L = 10µm / 5µm
MN4 W / L = 0.5µm / 50µm
MN5 W / L = 2.5µm / 50µm
The feedback amplifier is formed by MN1, MN2 and MP3. Although MN2 reduces the
amplifier open loop gain, it is necessary to provide similar operating conditions to Q0
and Q1. In the worst case, the loop has more than 40 dB gain which is adequate. Since
the small signal gain of the implemented feedback amplifier is independent of the bias
current, the circuit is designed to lower the amplifier bias current in order to reduce the
power consumption. The feedback loop has only one high impedance node, i.e. node
2. Therefore, a compensation capacitor CC is connected to this node.
The channel lengths of the transistors MP0 − MP5 and MP6 − MP8 that are forming
current mirrors are chosen as L=20 µm to minimize the effect of the channel length
modulation, thus to achieve more accurate mirroring ratio and high power supply
rejection (PSR). The diode load of the feedback amplifier, i.e. MP3, improves the
PSR even further. The simplified expression for the PSR of the circuit is
VOUT
VV DD
=
ROUT ×go,P0
R0×gm,Q0 =
ROUT
R0
VTλP (3.14)
where VT is the thermal voltage and λP is the channel-length modulation parameter
of the PMOS current mirrors. For a given power consumption target, the value of
R0 is fixed. ROUT is set by the desired output reference voltage level. Therefore, to
improve the PSR performance of the circuit, the channel length modulation parameter
λP should be lowered. This can be achieved either by topological modifications such
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as using cascodes or adding degeneration resistors to the PMOS source terminals or by
increasing the channel lengths of the PMOS current mirror transistors.
The minimum supply voltage for the circuit is |Vth,p|+ |Vth,n|+ 3VDS,sat . Vth,p and
Vth,n levels within 0.35 µm CMOS process is around -0.9 V and 0.6 V, respectively,
over the temperature range -40 ◦C to 125 ◦C. With choosing the VDS,sat voltages of the
transistors, the designed BGR circuit can operate with supply voltage down to 1.8V.
A start-up circuit is required since circuit has an additional stable operating point at
which the output voltage is zero. The start-up is formed with resistor RS and it operates
by pulling down the gates of the current mirrors formed with transistors MP0 − MP5
and MP6 − MP8. At the steady-state, the feedback amplifier adjusts its input so that
MP3 drain current reaches to the desired level. Therefore, start-up circuitry does not
require extra power. Since some of the bias current of MN1 is stolen by RS, the start-up
resistor should be chosen large enough to guarantee required loop gain.
The design and implementation of the BGR circuit is finalized by compensating the
base currents of the bipolar transistors at the output node. For this purpose, base current
compensation circuitry shown in Figure 3.2 is utilized by mirroring a base current of
auxiliary BJT with same collector current and subtracting it from output current.
3.1.3 Simulation and experimental results
The proposed BGR circuit is designed and implemented in 0.35 µm 3.3 V CMOS
technology having vertical NPN BJT transistors. The layout of the circuit occupying
a silicon area of of 350 x 250 µm2 is given in Figure 3.3. The fabricated
samples (also including the BGR circuits in the following section) are packaged in
CQFP-64 package, top-level chip microphotograph and bonding diagram are given in
APPENDIX A.1. In order to control the trimming bits of designed BGRs and to enable
the clocks for the bias switches of the BGR presented in APPENDIX A.3, a digital I2C
block is integrated into the chip. Therefore, performance optimization and trimming
of the designed BGR circuits are done via the I2C interface. Top level pins and I2C
control signals are explained in Table A.1 - A.2, respectively.
During the measurements, ESPEC BTZ-175E thermal chamber has been used to
control the temperature of the test chip, while power supply for the circuits are
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Figure 3.3: Layout of the proposed BGR.
provided from power analyzer Agilent 6705B and the data from output of the voltage
references are collected by Agilent 3458A 8.5 digit multimeters. Low frequency noise
measurements are done via Agilent B1500A semiconductor parameter analyzer, by
using it in voltage sampling mode. The spectrum data for power supply rejection
and block bulk isolation measurements are collected via the spectrum analyzer
Rohde&Schwarz FSU-26. Measurements automatized by controlling the measurement
equipments through NI Labview environment. The test setups and the configuration of
the measurement equipments during the measurements are given APPENDIX A.2.
In this section, simulation (post-layout) and experimental results obtained from the
designed current mode curvature corrected BGR circuit will be given together. In
the supplied performance graphics simulation results are given with solid lines while
measurement results given with dashed lines.
Figure 3.4 shows the measured output voltage as a function of temperature after 8-bit
trimming of R1 by using the test setup and procedure given in Figure A.5. The circuit
achieves 511.7 mV of output voltage with 9.52 ppm/◦C temperature coefficient over the
temperature range of -40 ◦C to 130 ◦C. The result is consistent with the simulation, in
which 10.1 ppm/◦C of TC has been obtained in the same temperature range. Measured
current consumption of the circuit is 9.8 µA at nominal temperature (25 ◦C) from a
3.3 V single supply.
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Figure 3.4: Measured and simulated output voltage as a function of the temperature.
Output voltage and TC distributions is given as simulation results since the number
of packaged samples were only 3. Figure 3.5 shows the distribution of output voltage
level. The proposed circuit generates a 513.5 mV reference with a standard deviation
of 4 mV.
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Figure 3.5: Distribution of the reference output voltage obtained through 100 Monte
Carlo simulations.
Figure 3.6 shows the distribution of untrimmed temperature coefficient for the
temperature range -40 ◦C to 130 ◦C, obtained from 100 mismatch-only Monte Carlo
simulations. The proposed reference has a mean TC of 18.46 ppm/◦C with a standard
deviation of 6.04 ppm/◦C. Furthermore, the Monte Carlo simulations with mismatch
and process variations shows that the temperature coefficient can be lowered to less
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then 10 ppm/◦C with 99 percent confidence level by 8 bit trimming of R1. This has
been also verified through the 3 samples that we had.
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Figure 3.6: Distribution of untrimmed temperature coefficient obtained through 100
Monte Carlo simulations.
In Figure 3.7, output voltage variation with respect to supply voltage is given. The
measurement results demonstrate that the circuit is working down to 1.9 V supply
voltage with line regulation performance of 781.2 ppm/V for the input voltages
between 1.9 V and 3.6 V. As shown in figure, in the post layout simulations, the
designed BGR has been operating properly down to 1.8 V supply voltage with a line
regulation performance of 715.8 ppm/V, the difference between measurements and
simulations can be explained via the threshold voltage variation in the process. The
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Figure 3.7: Measured and simulated output voltage as a function of supply voltage.
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results shows that threshold voltages of the MOS transistors are slightly higher then
the typical values in simulations.
Figure 3.8 shows the power supply rejection performance of the designed BGR. PSR
of the circuit is -67.5 dB at 100 Hz. As seen from the figure measurements results are
given in limited frequency range. Lower limit is determined by the minimum frequency
of the spectrum analyser utilized during the measurements, while upper limit due to
the bandwidth of the op-amp used in unity gain configuration (see in Figure A.6) to
drive the 50 Ω input of the spectrum analyzer. The measurement results are more
consistent with simulation results at lower frequencies (-67.3 dB at 100 Hz); while at
higher frequencies there is an anomaly between simulation and measurement results
that is most probably due to the measurement setup or PCB originated poles.
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Figure 3.8: Measured and simulated PSR of the output voltage.
Figure 3.9 shows the measured and simulated output noise spectral density of output
voltage. For the frequency range 0.1 Hz to 50 Hz, the measurements for this frequency
range taken through parameter analyzer by using it in voltage sampling mode with high
resolution unit as explained in Figure A.7. The peak-to-peak noise voltage of the BGR
output is 22.45 µV (3.75 µVrms) integrated from 0.1 Hz to 10 Hz. To measure flat
band noise performance spectrum analyzer utilized since parameter analyzer maximum
sampling frequency is 10 KHz. The measured flat band noise is 366.5 nV/
√
Hz.
The measured noise results are consistent with the simulated results results that are
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Figure 3.9: Measured and simulated noise power spectral density of the output
voltage.
3.91 µVrms noise at the output integrated from 0.1 Hz to 10 Hz and flat band noise
320 nV/
√
Hz.
3.2 Block Bulk-Isolated BGR Design
In this section, the design of a low-drift, bulk-isolated bandgap voltage reference in
a 0.35 µm 3.3 V triple-well CMOS technology is presented. The designed circuit
operates in current mode and uses a non-linear current in the form of T ln(T ) to
compensate temperature variation of the reference voltage. The voltage reference is
designed so that the circuit can be bulk isolated by a reverse biased junction diode
from the rest of the die to drastically reduce substrate noise coupling. This is especially
important for voltage reference designs in a very noisy SoC.
3.2.1 Process overview and block bulk isolation strategy
A recent trend of the IC fabrication technologies is the triple-well option, especially
for RF and mixed-signal modules [55–57], which enables the designer to fully isolate
noisy digital blocks from the noise sensitive ones through reverse-biased junction
diodes.
The proposed BGR circuit is implemented in a 0.35 µm triple-well CMOS process.
The process has isolated nmos (NMOSI), isolated pmos (PMOSI) and vertical npn
(VERT-NPN) transistors. Figure 3.10 shows the process cross-section. The intrinsic
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substrate is p-type; hence, it has to be connected to the ground potential. The bulk
terminal of each MOSFET has to be biased so that the associated parasitic body diodes
are always reverse biased. Notice that, the collector terminal layer of the vertical npn
is the same layer as the one utilized for pmos substrate.
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Figure 3.10: Device cross-section and substrate model of the 0.35 µm triple-well
CMOS process and the block bulk isolation strategy block diagram.
Block bulk isolation strategy enables bulk isolation of different blocks within the same
die. This technique is especially important for mixed signal SoCs, since these systems
have to incorporate both noise sensitive precision analog blocks as well as very large
and noisy digital blocks. The block bulk isolation technique together with proper
separation of the power domain of different functional blocks can significantly reduce
the noise coupling between functional blocks.
The technique requires that the layout of each functional block is within one single
separate deep n-well layer. This is possible if the utilized process has triple well. The
technique allows each block to be isolated from the die substrate by a reverse biased
pn-junction and to be isolated from each other by two reverse biased pn-junctions.
This can be achieved by following the procedure described below during the schematic
design:
• All PMOS transistors have to share the same n-well. Hence, their bulk terminals
have to be connected to VDD.
• The collectors of all vertical NPN BJTs should be connected to VDD. They have to
be placed within the PMOS n-well layer of the respective block.
• Bulk layers of the NMOS transistors, i.e. p-well, should be within PMOS n-well of
the respective block.
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A possible implementation cross-section of two blocks, block A and B, designed using
the above defined recipe are shown in Figure 3.10. Block-A and Block-B are realized
within two separate deep n-wells and they are in separate power domains. The substrate
noise sensitivity improvement of BGR output voltage obtained through the block bulk
isolation strategy is simulated and results will be given in Section 4.2.4.
In this simulation, the substrate structures of the standard CMOS and triple-well
CMOS processes are modeled exactly as described in [58]. This model, shown
in Figure 3.10, contains all different reverse-biased junction diodes and the sheet
resistances of the respective layers. In order to include the parasitic diodes and the
sheet resistances to the simulation, the models of the components provided by the
process design kit are modified. Furthermore, the parasitic connection resistances are
also included to the model.
In digital circuits, the substrate noise stems from the minority carriers injected from
the temporarily forward-biased drain-bulk parasitic junction diode to the substrate due
to the digital signal transitions. The majority of the minority carriers are collected by
the substrate bias terminal. The remaining part travels through the substrate to reach
other circuits and creates substrate noise [21].
To simulate the effectiveness of the proposed isolation strategy, the transfer function
gains from the substrate noise sources to the BGR output are compared. Since the noise
stems from the minority carriers within the substrate, the noise sources are modeled
as current sources connected to the respective substrate nodes for each case, i.e. to
the node 1 for the triple-well case and to the node 2 for standard CMOS case within
the simulation. Note that NMOS transistors of the BGR schematic modified for the
standard CMOS simulation are all in the intrinsic p-type die substrate. As it will be
shown later in the Section 3.3.2., the isolation strategy improves the BGR output noise
sensitivity more than 40 dB up to 1 MHz.
3.2.2 Designed BGR: theory of operation
Figure 3.11 shows the schematic diagram of the proposed bandgap reference circuit.
This circuit is a current mode bandgap reference utilizing the same curvature correction
method, so called T ln(T ), like the designed BGR in previous section (Section 4.1) as
well. However, in the proposed implementation the described block bulk isolation
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design procedure is followed leading to the circuit given in Figure 3.11 which is less
sensitive to the substrate noise.
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Figure 3.11: Schematic of the proposed bandgap reference circuit.
In this implementation, the common nodes of the BJTs forming the core of the bandgap
cell (forming the loop to generate PTAT current) are base and collectors. Therefore,
to generate CTAT currents through base-emitter current two separate resistors are
required, contrary to the design in previous section. This type of connection of base
and collector of the BJTs is advantageous, since base currents are drawn from VDD
and they are not affecting directly the PTAT or CTAT currents so the output current.
Moreover, the curvature correction method requires two extra resistors, a BJT and
a current mirror in addition to the well-known current-mode bandgap core reported
in [36]. The design of this branch is optimized to generate the required nonlinear
current for curvature correction. For the bandgap core, a simpler gain structure instead
of operational amplifier is used, making the circuit much more compact and lower
power than the implementations reported in [32, 34].
The negative feedback within the topology forces the nodes A and B to be at equal
voltages. The BGR circuit generates three distinct currents. The first one is a PTAT
current generated by driving the BJTs (Q0,Q1) with different current densities. This
current is expressed as
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IPTAT =VT ln(N)
/
R0 (3.15)
where N is the ratio of the emitter areas of Q0 and Q1. The second one is proportional
to the base-emitter voltage of Q1 and expressed in (3.16).
IV BE =VBE1
/
R1 (3.16)
The third one, INL, is a nonlinear current needed to compensate T ln(T ) dependency of
(3.1). It is generated by driving Q0,1 and Q2 with collector currents that have different
temperature dependencies. Q1 is driven by a PTAT current (x = 1 in (3.1)) and Q2 is
driven by a current that is temperature independent to the first order (x = 0 in (3.1)).
The base-emitter voltage difference of Q1 and Q2 is dropped on RNL to obtain the
nonlinear current INL, given in (3.17).
INL =
1
RNL
[
(VBE1_Tr−VBE2_Tr) TTr +
kT
q
ln
(
T
Tr
)]
(3.17)
As it is clear from Figure 3.11, these three current terms are summed separately on
nodes A and B. By defining ICTAT as the sum of IV BE and INL, it can be expressed as:
ICTAT =
Vg0
R1
+
[
VBE1_Tr−Vg0
R1
+
VBE1_Tr−VBE2_Tr
RNL
]
T
Tr
+
[−(η−1)
R1
+
1
RNL
]
kT
q
ln
(
T
Tr
)
(3.18)
The value of RNL has to be chosen so that the third term in (3.18) is removed and
the CTAT current has only linear temperature dependency. Solving (3.18) for this
condition yields:
RNL =
R1
(η−1) (3.19)
Substituting (3.19) in (3.18) results in
ICTAT =
Vg0
R1
− Vg0−ηVBE1_Tr +(η−1)VBE2_Tr
R1
T
Tr
(3.20)
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Hence, the output current IOUT , which is the sum of CTAT and PTAT currents, can be
expressed as:
IOUT =
Vg0
R1
− Vg0−ηVBE1_Tr +(η−1)VBE2_Tr
R1
T
Tr
+
kT
q
ln(N)
R0
(3.21)
The value of the resistor R1 is chosen to cancel the linear temperature dependency of
IOUT . The value of R1 can be obtained by solving (3.21) for this condition.
R1 =
Vg0−ηVBE1_Tr +(η−1)VBE2_Tr
ln(N)Tr
(
k/
q
) R0 ≡ KR0 (3.22)
Finally the output current and the reference voltage are obtained as:
IOUT =
Vg0
R1
⇒VREF =Vg0 ROUTR1 (3.23)
3.2.3 Implementation
The emitter area ratio N and R0 have to be determined with matching, area and power
consumption in mind. Choosing smaller N results in a larger R0 over R1 ratio. Due
to the fact that the matching of the BJTs are better than the resistors for the utilized
CMOS process, the ratio N is chosen to be rather large, i.e. 16.
Since the operation of the circuit is based on a current mode technique, the output
voltage can be adjusted to an arbitrary level by scaling the output resistor ROUT . For
the current design, the output reference voltage is set to 220 mV by choosing ROUT
equal to 110 kΩ.
During the design of the curvature correction circuit, the size of Q2 has to be chosen
to guarantee the proper direction of INL for all operation conditions. The bias current
has to be chosen so that when compared to INL, it dominates Q2’s collector current.
Table 3.2 gives the transistor sizes of this 0.35 µm CMOS design.
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Table 3.2: Transistor sizes of the designed block bulk isolated BGR.
Transistor Parameter
Q0 Normalized Area = 16
Q1 Normalized Area = 1
Q2 Normalized Area = 4
MN0, MN1, MN3 W / L = 40 µm / 40 µm
MN2 W / L = 20 µm / 40 µm
MN4 W / L = 10 µm / 40 µm
MP0, MP1 W / L = 160 µm / 5 µm
MP2, MP3 W / L = 60 µm / 5 µm
MP4, MP5 W / L = 30 µm / 5 µm
MP6, MP7 W / L = 5 µm / 40 µm
MPS W / L = 40 µm / 5 µm
The minimum supply voltage of the circuit is Vth,n+
∣∣Vth,p∣∣+3VDS,sat . Since the
maximum threshold voltages of NMOS and PMOS transistors are around 0.6 V and
-0.9 V, respectively, over the temperature range -40 ◦C to 125 ◦C, the designed BGR
circuit can be designed to operate with a supply voltage down to 1.8 V assuming
better than 100mV gate overdrive voltage. However, for this implementation, the
gate overdrive voltages are chosen bigger than 150 mV to achieve better matching.
Therefore, the minimum supply voltage of the this implementation is 2 V.
The supply current of the topology is solely determined by the resistor R0. The
equation (3.24) gives the total supply current of the presented BGR. Note that although
increasing R0 reduces the total supply current, resistors occupy larger estate and the
performance of the reference degrades due to worsened device matching. For this
design, R0 is chosen as 25 kΩ.
Itotal = 4
(
Vg0
KR0
)
(3.24)
The feedback amplifier forces the voltages at nodes A and B to be equal using the
current flowing through MN0 and MN1. As with every bandgap core, the circuit has
positive (MP3−MN2−MN1) and negative (MP3−MN2−MN0−MP0−MP1) feedback
loops [59]. The simplified gains of the positive and negative feedback loops can be
expressed as:
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Av_p = m
(
gm_P3
gm_P3 1gm_P2 +1
)
RC (3.25)
Av_n =−m
(
gm_P3
gm_P3 1gm_P2 +1
)(
1+
gm_P0R0
1+gm_P0re
)
RC (3.26)
where m is the ratio of the aspect ratios of MN0 and MN2, RC is the equivalent
resistance of the node C, re is the small-signal emitter resistance of Q1 and gm_P0,
gm_P1, gm_P2 and gm_P3 are transconductances of the transistors MP0, MP1, MP2 and
MP3, respectively. The feedback loop gain that is the sum of negative and positive
gains, is given in (3.27).
Av_total =−m
(
gm_p3
1+gm_p3 1gm_p2
)(
gm_p0R0
1+gm_p0re
)
RC (3.27)
Although MP2 reduces the gain of the amplifier, it is necessary to provide similar
biasing conditions to MP0 and MP1. It reduces the gain by almost 6 dB since MP2
and MP3 are equally sized. The ratio m determines the current level of the feedback
amplifier formed by MP2,MP3,MN2.In order to optimize the amplifier current level and
the loop gain, m is chosen to be 2 for the current design.
In order to prevent right half plane zero of the Miller compensation, an auxiliary
amplifier formed by MP4,MP5 and RD is utilized in order to load the node C with
CC multiplied by the auxiliary amplifier gain. To reduce power consumption, MP5 and
MP4 are sized half of MP3 and MP2 so that auxiliary amplifier bias current is half that
of the main amplifier. Corner simulations show that, in the worst case, the loop has
more than 50 dB gain and 60◦ an adequate phase margin.
The simplified transfer function from power supply to output node derived without
curvature T lnT compensation scheme and start-up circuit, is
VOUT
VV DD
=
VOUT_DCλn
R0
(
1
gm_Q0
+
1
gm_P0
)
(3.28)
where VOUT _DC is the DC level of the output voltage, λn is the channel-length modu-
lation parameter of the NMOS transistors, gm_Q0 and gm_P0 are transconductances of
transistors Q0 and MP0,1, respectively. Note that VOUT _DC is not a design parameter and
is fixed by the system level requirement. The value of R0 is set by the desired power
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consumption level. Transconductance gm_Q0 is determined by its collector current,
i.e. PTAT current. In other words, for a given power consumption target, the value
of R0 and gm_Q0 are also fixed. Therefore, to improve the PSR performance of the
circuit, the channel-length modulation parameter λn is the only parameter that the
designer can play with. To increase the output resistance of the NMOS transistors,
it is possible to make topological modifications such as using a cascode topology or
adding degeneration resistors to the NMOS source terminals.
To analyze and optimize the noise performance of the proposed circuit, dominant noise
sources of the circuit for different frequency ranges are identified and their transfer
functions to the output are derived. In addition to the common design practices to
reduce the device noises, the design recipes to reduce the transfer function magnitude
will be analyzed next.
For the frequency range 0.1 Hz-100 Hz, flicker noises of transistors MN0, MN1 and MN4
are dominant noise sources. The drain noise current transfer function of MN0, MN1 and
MN4 are given in (3.29), (3.30) and (3.31) respectively. Notice that ROUT has to be
reduced to improve low frequency noise performance whereas it has to be increased to
improve PSR.
VOUT
In−MN0
=−ROUT
4R0
(
1
gm_P0
+
1
gm_Q0
+R0
)
(3.29)
VOUT
In−MN1
=
ROUT
4R0
(
1
gm_P0
+
1
gm_Q0
)
(3.30)
VOUT
In−MN4
=
ROUT
1+go_P7ROUT
≈ ROUT (3.31)
where go_P7 is the output conductance of the transistor MP7. For a chosen output
voltage level the ratio of ROUT/R0 is fixed. Moreover, transconductance gm_Q0 is
also fixed since it is set by the desired power consumption level. Therefore, for
a desired output voltage and power consumption level, the dominant flicker noise
transfer functions can only be slightly improved by increasing gm_P0.
For the frequency range 100 Hz-1 MHz, channel thermal noises of transistors MN0,
MN4, MP6 and MP7, thermal noises of resistors ROUT and R0 are the dominant noise
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sources. The noise transfer functions for MN0 and MN4 have already been given in
(3.29) and (3.31). It is equal to unity for ROUT and approximately equal to ROUT for
MP6 and MP7. The simplified thermal noise transfer function of R0 can be expressed
as:
VOUT
In−R0
=
KROUT ln(N)
4
(3.32)
The value of K is set together with N to optimize the temperature coefficient. ROUT is
determined by the chosen output voltage level and desired power consumption.
The noise analysis of the proposed BGR shows that the best method of reducing the
output noise spectral density is to reduce the ROUT which will result in an increase in
power dissipation for a given output voltage level.
Presented BGR requires a start-up circuit since the circuit has an additional stable
operating point at which the output voltage is zero. The start-up is formed with resistor
RS and diode connected transistor MPS. It operates by pulling up the gates of the
current mirrors formed with transistors MN0−MN4. A diode connected transistor MPS
is used to decrease voltage drop across RS. At the steady-state, the feedback amplifier
adjusts its input so that drain current of the transistor MN2 reaches to the desired level.
Therefore, the start-up part does not require extra power. Since some of the bias current
of MP3 is stolen by RS, the start-up resistor should be large enough to guarantee the
required loop gain. Note that since RS is connected to the supply, the start-up circuit
also degrades the PSR of the BGR. Start-up effects are included in PSR simulation
results.
3.2.4 Simulation and experimental results
The BGR circuit is designed and implemented in a 0.35 µm 3.3 V triple-well CMOS
technology having vertical NPN BJT transistors. The layout of the circuit occupying
a silicon area of of 325 x 300 µm2 is given in Figure 3.12. The designed circuit
is fabricated in the same die with the BGR designed in Section 3.1, the package,
test PCB and test setups are the same with previous one. In this subsection, the
simulation (post-layout) and measurement results of block bulk isolated BGRs which
are designed and fabricated in 0.35 µm triple-well CMOS technology is presented.
65
Moreover, a comparison between the same BGR circuits implemented with isolated
and non-isolated devices and surrounded with a noisy diffusion that emulates the
noise of digital circuits is presented in order to show the effectiveness of the proposed
strategy.
Figure 3.12: Layout of the proposed BGR.
Figure 3.13 shows the measured output voltages of the BGRs as a function of
temperature after 8-bit trimming of R1. The BGR circuit achieves 220.38 mV of output
voltage with a TC of 3.56 ppm/◦C over the temperature range of -40 ◦C to 130 ◦C. The
minimum TC achieved in the simulations (the best trimmed one in nominal process
corner) for the both circuits have been on the order of 1.5 ppm/◦C while the the output
voltage levels have been almost the same. The measured total current consumption of
the circuits are 33.15 µA.
Also in this circuit output voltage and TC distributions is given as simulation results
since the number of packaged samples were only 3. Figure 3.14 shows the distribution
of output voltage level. The proposed circuit generates a 220.4 mV reference with a
standard deviation of 1.78 mV.
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Figure 3.13: Measured and simulated temperature variation of best-compensated
reference voltage.
Figure 3.15 shows the distribution of untrimmed temperature coefficient for the
temperature range -40 ◦C to 130 ◦C, obtained from 100 mismatch-only Monte Carlo
simulations. The proposed reference has a mean TC of 11.45 ppm/◦C with a standard
deviation of 6.34 ppm/◦C. Furthermore, the Monte Carlo simulations with mismatch
and process variations shows that the temperature coefficient can be lowered to less
then 2 ppm/◦C with 99 percent confidence level by 8 bit trimming of R1. However, in
the measurements, TCs of the BGRs have been lowered to the level of 3.5 ppm/◦C for
the available 3 samples.
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Figure 3.14: Distribution of the reference output voltage obtained through 100 Monte
Carlo simulations.
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Figure 3.15: Distribution of untrimmed temperature coefficient obtained through 100
Monte Carlo simulations.
In Figure 3.16, variation of output voltages with respect to supply voltage is given.
The measurement results demonstrate that the circuit is working down to 2.1 V supply
voltage with line regulation performance of 0.16 %/V for the input voltages between
2.1 V and 3.6 V. In the simulations, the BGR has been operating properly down to
2 V supply level, this 100 mV difference between the simulations and measurements
should be the result of threshold voltage variation in the process.
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Figure 3.16: Measured and simulated output voltage as a function of supply voltage.
Figure 3.17 shows the power supply rejection performances of the BGR. PSR of the
circuit is -69.51 dB at 100 Hz. The measurement results are more consistent with
simulation results at lower frequencies (-70.35 dB at 100 Hz). However, as mentioned
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before, since the test PCB and setups are the same with the previous designed BGR, the
anomaly of PSR between simulation and measurement results for the high frequency
range is also seen in Figure 3.17 due to the same reasons.
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Figure 3.17: Measured and simulated PSR of the output voltage.
Figure 3.18 shows the measured and simulated output noise spectral density. The
measurements results are obtained for the frequency range 0.1 Hz to 10 Hz via the
same setup given in Figure A.7. The peak-to-peak noise voltage at the outputs are
15.26 µV (2.54 µVrms) while the measured flat band noise is around 170 nV/
√
Hz for
both of the circuits. The measured noise results are slightly higher but consistent with
the simulated ones that are 1.96 µVrms noise at the output integrated from 0.1 Hz to
10 Hz and 100 nV/
√
Hz flat band noise.
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Figure 3.18: Measured and simulated output noise spectral density.
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In order to show the effectiveness of the proposed block bulk isolation strategy, the
same BGR are implemented with isolated and non-isolated devices and surrounded by
a diffusion layer. The adopted strategy is exciting the surrounding diffusion externally
in order to emulate the noise injected to the bulk from the digital circuits and measuring
the gains from the diffusion to the BGR outputs implemented with isolated and
non-isolated devices. Figure 3.19 shows the measured gains from diffusion to the BGR
outputs when the diffusion is biased to -200 mV and excited with 100 mV sinusoidal
signal. Measurement results show that with the proposed block bulk isolation strategy,
the substrate noise immunity of the circuit is improved more then 40 dB frequencies
up to 1 MHz.
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Figure 3.19: Measured gains from diffusion layer to bandgap reference outputs
implemented with isolated and non-isolated devices (in a standard CMOS
and in a triple-well CMOS proceses).
Moreover, in order to improve the low frequency noise performance of the BGR,
transistor sizes of NMOS current mirrors, which are the dominant noise sources
(especially MN0, MN1 and MN4) in the frequency range 0.1 Hz to 100 Hz, are increased
while keeping the aspect ratio constant in order to have the same operating conditions.
As a result, W × L values of the transistors will be increased leading to a low flicker
noise. On the other hand, transistors sizes of PMOS current mirror at the output is
also increased with the same ratio in order to increase output impedance of the current
mirror and improve the PSR performance. Since with both of these two modifications
W × L of the transistors are increasing, the matching performance is improved as
well, leading to less mean value of the TC and standard deviation in Monte Carlo
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simulations at the cost of area. Table 3.3 gives the measured performance summary
and comparison of these two designs utilizing exactly the same architecture.
Table 3.3: Performance summary of the designed BGRs.
L = 40 µm L = 120µm
Technology 0.35 0.35
Output voltage [mV] 220.38 217.95
Minimum supply voltage [V] 2.1 2
Supply current [µA] 33.15 32.65
Mean temperature coefficient [ppm/◦C] 11.45 6.22
Standard deviation [ppm/◦C] 6.34 4.10
Minimum temperature coefficient [ppm/◦C]
3.56 3.75
8-bit trimmed
Temperature range [◦C] -40-130 -40-130
PSR @ 100 Hz [dB] -69.51 -75.68
Line regulation [%/V] 0.16 0.0713
Noise peak-to peak, 0.1 Hz-10 Hz [µV] 15.26 5.51
Area [mm2] 0.0975 0.165
3.3 Summary
In this chapter, the design, implementation and measurement results of two different
curvature-corrected current mode BGR circuits in 0.35 µm triple-well 3.3 V CMOS
technology having vertical npn (VERT-NPN) transistors are presented. Both of the
circuits utilizing so called T ln(T ) type curvature correction, via generation of a
nonlinear compensation current.
The first designed BGR circuit (Section 3.1) generates an output voltage of 511.7 mV
and can operate with a supply voltage down to 1.9 volts. The temperature coefficient of
the output voltage is 9.52 ppm/◦C over the temperature range -40 to 130 ◦C after 8-bit
trimming. It consumes 9.8 µA current from 3.3 V supply voltage with a line regulation
of 781.2 ppm/V while supply voltage changes within the range 1.9 V to 3.6 V. PSR of
the circuit is -67.5 dB at 100 Hz. Its peak-to-peak output noise voltage is 22.45 µV
(3.91 µVrms) integrated over the frequency range of 0.1 Hz to 10 Hz while flat band
noise is 366.5 nV/
√
Hz. The designed BGR circuit occupies an area of 250 x 350 µm2.
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The circuit designed in Section 3.1 was suffering from base currents of NPN BJTs that
are effecting directly the output current. Thus, it is compensated via an extra circuitry
for the base current compensation as shown in Figure 3.2. This is a solution without
changing the core or the topology of the designed circuit. However, in order to get rid
of the problem itself (base current incorrection), the circuit topology has to be modified
such that design expressions are not be modified by base currents.
In Section 3.2, a bulk isolation strategy is presented in order to reduce the substrate
noise coupling and the design of the BGR circuit employing proposed block bulk
isolation strategy is demonstrated. Note that in this topology the base currents are not
a problem anymore, since they do not directly affect the generated currents. Moreover,
in order to improve the low frequency noise performance of the BGR, transistor sizes
(W × L) of NMOS current mirrors, which are the dominant noise sources in the
frequency range 0.1 Hz to 100 Hz, are increased while keeping the aspect ratio (W/L)
constant. On the other hand, transistors sizes of PMOS current mirror at the output
stage is also increased with the same ratio in order to improve the PSR performance.
Both of these two modifications lead to improve the matching performance that can
be observed from the decrease in the mean value of the TC and standard deviation in
Monte Carlo simulation results given in Table 3.3.
Measurement results show that the designed BGR circuit (with L= 120 µm) generates
an output voltage of 217.95 mV with a TC of 3.75 ppm/◦C in the temperature range
-40 ◦C to 130 ◦C. The circuit can operate with supply voltage down to 2 V. It consumes
32.65 µA current from 3.3V supply voltage with a line regulation of 713 ppm/V while
supply voltage changes within the range of 2 V to 3.6 V. PSR of the circuit is -75.68 dB
at 100 Hz. Its peak-to-peak output noise integrated from 0.1 Hz to 10 Hz is 5.51 µV
(0.918 µVrms). The designed BGR circuit occupies an area of 550 x 300 µm2. Due to
the employed block bulk isolation strategy, the substrate noise sensitivity at the BGR
output improved more than 40 dB up to 1 MHz.
Performance summary of the designed circuits and their comparison with other high
precision voltage reference circuits reported in the open literature is given in Table 3.4.
The table shows that the designed BGR achieves the best temperature coefficient (after
8-bit trimming) with minimum area and supply current. Its noise performance is
equivalent to the best reported [39] while occupying 1/2.5 the area. Moreover, due to
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the employed block bulk isolation strategy, the substrate noise sensitivity at the BGR
output improved more than 40 dB up to 1 MHz.
Table 3.4: Performance comparison of curvature corrected bandgap reference circuits
in literature.
BGR-1 BGR-2 [60] [61] [39] [62]
Technology [µm] CMOS 0.35 0.35 0.35 0.5 0.5 0.35
Output Voltage [V] 0.512 0.218 0.617 0.489 0.191 0.858
Min. Voltage [V] 1.9 2 1.8 1.2 1 1.4
Supply Current [µA] 9.8 32.65 38 48 20 116
Temp. Coef. [ppm/◦C] 9.52 3.75 3.9 8.9 11 12.4
Temp. Range [◦C] -40-130 -40-130 -15-150 -40-110 -40-125 -20-100
PSR @100Hz [dB] -67.5 -75.68 N/A -58 N/A -68
Line Regulation [ppm/V] 781 713 390 2400 252 N/A
Noise pp, 0.1-10Hz [µV] 22.45 5.5 N/A N/A 4 54.6
Area [mm2] 0.081 0.165 0.102 0.1 0.4 1.2
Trim bits 8 8 7 NT NT 15
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4. LOW VOLTAGE AND LOW POWER BANDGAP DESIGN
Circuits for mobile electronics require ultra-low power consumption and need to work
with a very-low supply voltage. It would be optimal to use a supply voltage on the
order of 0.5-0.6 V because this is the voltage range at the output of a single solar
cell [63]. Digital circuits can work with such low voltages, since their required supply
voltage is just a bit more than the threshold of an n-channel or a p-channel transistor.
On the contrary, conventional analog blocks such as amplifiers and reference circuits
need higher supply voltage due to the required overheads at the output stage and the
necessary output swing.
The band of signals handled in many sensor applications is narrow and the speed is
not of much importance. Instead, low-power consumption is the more relevant and
important design requirement. Indeed, the power harvested indoors by a solar cell
battery is around tens of µW/cm2 [64]. Therefore, the power consumed by a single
analog cell can be in the hundreds of nW range.
Low supply voltage implies low signal-to-noise ratio (SNR): the voltage swing of the
signal is low, but the noise remains the same. This is a problematic issue. However,
at the same time, it allows moderating the analog performance requirements. For
instance, a large DC gain in op-amps is not as important, since the errors due to the
value and non-linearity become negligible compared to the expected SNR.
Increasing requirements for analog blocks working with a sub 1-V supply voltage
and very low power should be satisfied by new circuit solutions using standard
technologies. In this chapter, studies are focused on new voltage reference topologies
that are appropriate for sub-micron technologies and can work with very low supply
voltages. For the implementation of proposed voltage reference circuits, a 0.18 µm
CMOS technology is chosen. Detailed information about the design implementations
and obtained results about the proposed low voltage and low power voltage reference
topologies are presented in the following sub-sections.
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4.1 Proposed Voltage ReferenceTopologies
The basic operation of traditional bandgap reference circuits relies on the summation
of a proportional to absolute temperature (PTAT) voltage with a complementary to
absolute temperature (CTAT) voltage. This results in the cancellation of the linear
temperature dependent terms so that first-order temperature compensation is achieved.
The CTAT voltage is obtained through the temperature dependence of a forward biased
diode voltage that corresponds, in general, to the base-emitter voltage VBE of a BJT
while PTAT voltage is achieved by taking advantage of the thermal voltage VT that
is extracted from the difference of two forward biased diode voltages. These circuits
generally consist of two diodes and one operational amplifier in which the required
minimum supply voltage and power consumption are set by the selected operational
amplifier topology.
In this chapter, two different bandgap voltage reference topologies that use a sampled
data amplifier to optimize power consumption are presented. These two topologies use
the same bandgap core cell. Its bias current is provided through an LDO and its control
circuitry, consisting of a sampled-data amplifier and a compensation circuit (or loop to
determine its quiescent output voltage and to reduce the input error voltage due to the
temperature). The main difference between these two proposed topologies is that the
adopted method determines the quiescent output voltage of the sampled-data amplifier
controlling the LDO.
In other words, the quiescent output voltage of the sampled-data amplifier has to be
nominally set to the VGS of MLDO (in Figures 4.1 and 4.15) to reduce the input error
voltage due to the temperature dependence of the threshold of MLDO. For this purpose,
the temperature dependency of quiescent output voltage of the proposed amplifier and
the required control voltage for LDO are analysed. In the first proposed bandgap
voltage reference topology this temperature dependence problem is solved by biasing
the sampled-data amplifier with a CTAT current generator. As a second method,
a feedback loop that includes a variable duty-cycle generator circuit controlling the
amplification phase (duration time) of the sampled-data amplifier is used. This second
feedback loop works to reduce the input error voltage by setting the quiescent output
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voltage of the amplifier to the desired value. The details of the methods and proposed
sub-blocks circuit implementations are explained in the following sections.
4.1.1 Voltage reference circuit with current regulated loop (CRL)
Figure 4.1 shows the schematic diagram of the circuit. The conventional current mode
bandgap [36] is reversed so that the reference voltage is generated across the output
resistors ROUT . PMOS transistors MP1 and MP2 operate in the sub-threshold region to
provide the diode-like voltage-current response, as required to give rise to PTAT and
CTAT currents. An LDO, consisting of the transistor MLDO and its control circuitry,
generates the voltage Vx. The loop equates the two output voltages, VO1 and VO2, on
output resistors (ROUT ) of the bandgap cell. The operation of the LDO incorporates
the start-up function, which is always required in bandgap circuits.
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VCTRL
R1 R1
Ro
ROUT ROUT
MP2MP1 1:N
A D S
SAMPLED-DATA
AMPLIFIER
VO1VO2
VDD
MLDO
VX
A
Figure 4.1: Conceptual scheme of proposed circuit topology – Voltage reference
circuit with current regulated loop.
The circuit in Figure 4.1 can operate with very low supply voltages. The minimum
supply voltage depends on the required output level and a number of practical limits
such as limitation coming from each sub-block utilized in the proposed topology. By
inspection of Fig. 4.1, it results that:
VDD =VO2+ |VGS,MP1|+VDS,MLDO (4.1)
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In the preferred implementation, an output voltage of 200 mV, 300 mV across the
PMOS diode, and a voltage drop as low as 100 mV across MLDO lead to a supply
voltage down to 0.6 V. This, however, it is not the only and the dominant constraint in
the circuit. The dominant one for determining the minimum supply voltage is due to
the input stage of the proposed sampled data amplifier since in the used technology,
the thresholds of the P-channel and the N-channel transistors are −0.45 V and 0.4 V,
respectively. With an overdrive voltage of 50 mV, the minimum supply voltage is,
hence, 0.65 V. However, this value increases for low temperatures as the transistors
threshold voltage also increases. As a result, the performance of the designed and
implemented bandgap reference circuits are obtained while using 0.8 V nominal supply
voltage. The design and implementation details of the sub-blocks will be given in
following sub-sections.
4.1.1.1 Bandgap Voltage Reference Cell
The reversed version of traditional current-mode bandgap reference architecture in
which reference voltage can be scaled [36] is utilized as the bandgap core cell since
this design focuses on proposing voltage reference topologies that can work with low
supply voltages. The basic principle of operation consists of generating a first order
temperature-independent current that, through a resistor, directly provides the output
R1 R1
Ro
IPTAT
ICTAT
IOUTROUT ROUT
MP2MP1
1:N
VO1VO2
VDD
MLDO
K
Figure 4.2: Current-mode bandgap voltage reference cell.
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reference voltage. As a result, the output reference voltage can be determined by
choosing an adequate output resistor value.
The schematic of the designed current-mode bandgap cell with an ideal operational
amplifier is shown in Figure 4.2. PMOS transistors (MP1 and MP2) are biased to operate
in sub-threshold region. The loop established by the operational amplifier makes VO1
and VO2 equal. As a result, the voltage drop on resistor R0 is the voltage difference
between two diode voltages, which is proportional to the absolute temperature (PTAT),
so that a PTAT current is generated through resistor R0. However, the voltage drop on
resistor R1 is a diode voltage that is complementary to absolute temperature (CTAT)
so that a CTAT current is generated through resistor R1. Finally, the output voltage is
obtained by direct transformation of these PTAT and CTAT currents into voltage on
output resistors (ROUT ). The adopted reversed architecture avoids the use of current
mirrors, which are often the source of inaccuracy [65]. The output voltage of the
current mode bandgap is given by
VO1 =
ROUT
R1
[
VGS1+
R1
R0
nVT ln(N)
]
(4.2)
The bandgap core cell shown in Figure 4.2 has been designed and simulated using a
0.18 µm standard CMOS process. In the implementation of the bandgap core, the
0 10 20 30 40 50 60 70 80 90 100 110 120
190.5
191.0
191.5
192.0
192.5
0 10 20 30 40 50 60 70 80 90 100 110 120
191.0
191.5
192.0
192.5
193.0
Temperature [°C]
Temperature [°C]
V O
1 [
m
V]
V O
2 [
m
V]
Figure 4.3: Simulated output voltages of bandgap reference core cell as a function of
temperature.
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ratio between the aspect ratios of MP1 and MP2 is chosen as N = 16. The currents
flowing through the diodes are 100 nA from 0.6 V nominal supply voltage. An ideal
operational amplifier with DC gain (K in Figure 4.2) of 40 dB is used while designing
and optimizing the bandgap core cell and output resistors are ROUT = 1.1 MΩ to have
an output reference voltage of 200 mV.
Figure 4.3 shows the simulated output voltages as a function of the temperature in the
range from 0 to 120 ◦C. The obtained output reference voltages are 191.6 mV and
192.1 mV with temperature coefficients of 18 ppm/◦C and 23 ppm/◦C, respectively,
where R1/R0 = 3.6. The total current consumption of the bandgap core cell is 350 nA.
Figure 4.4 shows the layout of the designed bandgap core cell in which most of the area
is occupied by resistors. Indeed, their values are on the order of mega Ohms to have the
current in the order of hundreds of nano Amperes. The active area is 450 x 430 µm2.
Figure 4.4: Layout of the bandgap reference core cell.
4.1.1.2 Sampled-data amplifier
When the signal band is small, like in the case of a bandgap circuit, it can be convenient
to use sampled-data operation. There are many examples of sampled-data systems for
realizing filtering functions or for data conversion [66–68]. In this case, the sampled
data technique is utilized even at the op-amp level. It results in the output voltage of
the op-amp changing in a discrete manner under the control of a clock with a frequency
higher than the frequency of the system. However, since the proposed voltage reference
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circuit is a continuous system, it is not setting an operation frequency limitation for the
op-amp.
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Figure 4.5: Schematic diagram of the sampled-data amplifier.
Figure 4.5 shows the used sampled-data amplifier. It operates under the control of three
phases. The first phase, ΦA, connects the input transistor M1 in the diode configuration
to charge the auto-zero capacitor C1 to V− minus the VGS of the input transistor M1. The
second phase, ΦD, is the amplification phase. The signal current, id , flows through the
switch S4 into M2 and mirrored to charge the capacitor C2 for the fixed time set by ΦD.
The bias current IQ determines the quiescent discharge voltage. The switched capacitor
output structure, controlled by ΦS, provides the output. The differential inputs and the
transconductance of the input transistor M1, which operates in sub-threshold region,
give rise to the charging signal current:
id = gm1 (V+−V−) =
IB
nVT
(V+−V−) (4.3)
where IB is the current in M1, n the sub-threshold region slope and VT the thermal
voltage.
It is easy to verify that the DC gain of the sampled-data amplifier of Figure 4.5 is
A0 =
idTD
C2
=
IB
nVT
TD
C2
(4.4)
which depends on three parameters: the bias current in M1, the charge time, TD, and
the value of C2. For IB = 100 nA, TD = 10 µs and C2 = 0.15 pF, the calculated gain is
around 40 dB.
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The quiescent output voltage, VQ, depends on the quiescent current IQ, the charge time
and the value of C2. If the signal current is zero, VQ is
VQ =VDD− IQTDC2 (4.5)
that, for VDD = 0.6 V and the above used parameters, leads to IQ = 5 nA to obtain
VQ =VDD/2.
The circuit of Figure 4.5 has been designed and simulated at the transistor level using
a 0.18-µm CMOS technology (Vth,n = 0.4 V, Vth,p =−0.45 V). The current in the bias
generator M4 is 10 nA with W/L= 4. The aspect ratios of transistors M5 and M6 are 40
and 2, respectively, to have nominal currents IB = 100 nA and IQ = 5 nA. The capacitor
C1 used for storing the input offset during the auto-zero period is 2 pF. The clock
frequency is 50 kHz (T = 20 µs) with auto-zero phase, ΦA, 25% and amplification
phase, ΦD, 50% of the clock period.
The switches are realized by single NMOS or PMOS transistors. In order to ensure a
low on resistance, the amplitude of the phase controlling the NMOS switches is 1 V.
Therefore, switches S1 and S2 operate properly while the common mode input voltage
is 0.3 V. Any other input common mode value can be admitted, provided that the two
switches are working as required. Table 4.1 gives the transistors sizes of this 0.18-µm
CMOS design.
Table 4.1: Transistor sizes of the sampled-data amplifier.
Transistor W/L
M1 100 µm / 1 µm
M2, M3 5 µm / 1 µm
M4 20 µm / 5 µm
M5 200 µm / 5 µm
M6 10 µm / 5 µm
S1, S2, S7 0.22 µm / 0.18 µm
S4, S5, S6 5 µm / 0.18 µm
The accuracy of the DC gain depends on the accuracy of the ΦD period. A possible
jitter in TD, δTD, changes the gain by δA0. The sensitivity is
δA0
A0
=
δTD
TD
(4.6)
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which is very low for the designed value of TD (=10 µs) and the jitter of a normal phase
generator.
It is possible to increase the DC gain by changing the design parameters of 4.4 or
by increasing the mirror factor between M2 and M3. Since even the bias current
IQ augments, it is necessary to compensate for its effect on the output stage with
an additional branch. The transistor M7 supplies a current (N − 1)IQ as shown in
Figure 4.6 to set the quiescent current used to charge C2 to the expected value IQ.
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Figure 4.6: Schematic diagram of the sampled-data amplifier with the modification to
increase the gain.
The transient level simulations confirm the expected circuit operation. The supply
voltage is 0.6 V and, with zero differential input signal, the output voltage becomes
301 mV. Figure 4.7 shows the discharge transients of C2 for various differential inputs.
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Figure 4.7: Simulated discharge transients for various differential inputs.
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When the differential input voltage is more than ± 3.5 mV, the output almost saturates
to the supply levels. The behaviour is slightly asymmetrical. The switching off of S6
and the switching on of S7 cause limited clock feedthrough, as shown in Figure 4.7.
This corresponds to a small input referred offset, which is negligible for this design.
When the switches do not work properly, for instance when the amplitude of the clock
phase is reduced to 0.6 V, the circuit performance worsens significantly. Having a good
overdrive for the transistors that realize the switches is essential. For this reason, the
phases must have a relatively large amplitude.
The input-output characteristic of the sampled-data amplifier is given in Figure 4.8 (a).
With a negative signal current, the charge drained from C2 diminishes and the output
voltage (VA = VDD−VC2) increases. A positive signal current speeds up charging and
the output voltage becomes smaller. The asymmetry of the response is evident from
Figure 4.8 (b), which shows the small signal gain. The maximum gain is more than
42 dB. The use of the pseudo-differential version shown in Figure 4.9 (a) leads to the
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Figure 4.8: (a) Simulated amplifier input-output characteristic. (b) Differential gain as
a function of the input differential voltage.
84
symmetrical gain curve of Figure 4.9 (b). The peak gain is 48.2 dB at the cost of
doubling the power consumption.
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Figure 4.9: (a) Pseudo-differential configuration. (b) Small signal differential gain as
a function of the output voltage.
Periodic steady state and periodic AC analysis estimate the frequency response of the
sampled-data amplifier. The gain and the phase plots of the single ended version are
shown in Figure 4.10. The DC gain is 42.45 dB and the bandwidth is 2.5 kHz. Since
the clock frequency is 50 kHz, there are zeros at that frequency and its multiples.
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Figure 4.10: Simulated frequency response of the sampled-data amplifier.
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The power supply rejection ratio performance is around -40 dB, as shown in
Figure 4.11, which is poor since any variation of the supply voltage becomes an equal
variation at output. The obvious recommendation is using the pseudo-differential
configuration that increases the DC gain by 6 dB, but, more importantly, this
modification rejects spurs coming from the power supply.
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Figure 4.11: Simulated power supply rejection ratio of the sampled-data amplifier.
Temperature variation of the quiescent output voltage, VQ, of the sampled-data
amplifier is given in Figure 4.12. Temperature coefficient of the quiescent output
voltage is -0.33 %/◦C. The negative sign of TC means that quiescent discharging
current, IQ, is increasing with temperature. This is an expected result due to threshold
voltage variation of PMOS transistors used in the current mirror that provides the
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Figure 4.12: Simulated quiescent output voltage of sampled-data amplifier as a
function of temperature.
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circuit bias current. It is, indeed, well known that the transistor threshold voltage
decreases with a temperature increase. As seen from 4.5, there are three design
variables, IQ,TD,C2, that determine the value of VQ. For the temperature dependence
of VQ, one of these three parameters can be modified.
In this study two different methods are proposed and implemented in two different
voltage reference topologies. The first method consists in biasing the sampled-data
amplifier biased with a CTAT current. This compensates for the charging quiescent
current IQ temperature dependence. The second method is based on modifying the
charge time, TD, using a variable duty-cycle generator for the amplification phase.
4.1.1.3 CTAT current generator
In the proposed voltage reference topology, the approach consists in biasing the
sampled-data amplifier with a CTAT current in order to compensate for the temperature
dependency of the quiescent output voltage of the sampled-data amplifier, which
controls the MLDO. For this purpose, a CTAT current generator is designed whose
schematic diagram is shown in Figure 4.13.
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Figure 4.13: Schematic of CTAT current generator.
In the circuit, a CTAT current is generated on R3 through the VGS voltage of transistor
M12. M8, M13 and RNL compensate for the high temperature nonlinearity of generated
CTAT current. Resistor R4 is added to have the same biasing conditions for M12 and
M13. The absolute value of the CTAT current can be adjusted through the resistor R3,
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as follows:
ICTAT =VGS,12
/
R3 (4.7)
Table 4.2 shows the transistor sizes and resistor values in the designed CTAT generator.
The simulated temperature variation of the designed CTAT current generator is given
in Figure 4.14. The nominal output current is 100 nA with temperature coefficient
equal to -0.37 %/◦C.
Table 4.2: Transistor sizes and resistor values of CTAT generator.
Component Size/Value
M8, M9 20 µm / 5 µm
M10,M11 2 µm / 5 µm
M12, M13 100 µm / 0.35 µm
R2 5 M Ω
R3 15 M Ω
R4 7.5 M Ω
RNL 150 M Ω
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Figure 4.14: Simulated temperature variation of designed CTAT current.
4.1.2 Voltage reference circuit with duty-cycle regulated loop (DCRL)
Figure 4.15 shows the schematic diagram of the proposed voltage reference topology.
As seen from the figure, this circuit uses the same bandgap reference cell and
sampled-data amplifier included in the architecture described in Section 4.1.1.
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Figure 4.15: Conceptual scheme of the proposed circuit topology – Voltage reference
circuit with duty cycle regulated loop.
However, in this topology, by using a chopper method at the input of the sampled-data
amplifier, two different output voltages are generated with respect to the differential
input in each phase, Φ1 and Φ2. The scheme includes two feedback loops. The first is
established by the sampled-data amplifier which controls the gate terminal of transistor
MLDO. The second uses a variable duty-cycle generator to determine the amplification
phase duration of the sampled-data amplifier in order to properly control its output
voltage level. The two loops act together to bring the control voltage of MLDO to the
optimum value in order to minimize the input error voltage. This happens when the
two bandgap output voltages VO1 and VO2 are equal.
The circuit in Figure 4.15 can operate with very low supply voltages as well. An
output voltage of 200 mV, about 300 mV across the MP transistors, and a voltage drop
as low as 100 mV across MLDO lead to a supply voltage down to 0.6 V. However,
same practical limitations are valid again due to the output swing and input stage of
the sampled-data amplifier.
As mentioned before, the scheme includes the same bandgap reference core cell and
sampled data amplifier are utilized in the reference topology described in Section 4.1.1;
therefore, their design and implementation details will not be described in this section
again to prevent repetitions. The design and implementation details of the variable
duty-cycle generator and of the circuit phase generator will be given in following
sections.
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4.1.2.1 Variable duty-cycle generator
Figure 4.16 shows the schematic diagram of the proposed sampled-data based variable
duty-cycle generator. The operation principle of the variable duty-cycle generator is
quite similiar to the one of the sampled-data amplifier without sampling phase. There
are two phases of operation. The first phase, ΦA, connects the input transistor M7 in
the diode configuration to charge the auto-zero capacitor C3 to V− minus the VGS of the
input transistor M7. In the second phase, ΦA, the signal current, id , flows through the
switch S12 into M8 and is mirrored to charge the capacitor C4. The voltage on this node,
VCAP, is not sampled as in the sampled-data amplifier case, but is compared with the
threshold voltage of M13. The result at the node VPHI square wave properly amplified
with inverters to generate ΦD at the output. The total duration time of the generated
phase signal, ΦD, includes also the auto-zero duration time, however effective duration
time (charge time of C4), TD, will be the difference between ΦD and ΦA. The bias
current IQ determines the quiescent duration time, TD, of the generated square wave.
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Figure 4.16: Schematic diagram of the variable duty-cycle generator.
The input differential voltage and the transconductance of the input transistor M7,
which operates in sub-threshold region, gives rise to the charging signal current:
id = gm7 (V+−V−) =
IB
nVT
(V+−V−) (4.8)
where IB is the current in M7, n the sub-threshold region slope and VT the thermal
voltage.
The change in the duration time of the proposed duty-cycle generator with respect to
the input differential voltage can be expressed as
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δTD
δ (V+−V−) =
C4
id
=
nVT
IB
C4 (4.9)
which depends on two parameters: the bias current of M7 and the value of C4. For
IB = 100 nA and C4 = 0.15 pF, the calculated gain is about 50 ns/V.
The quiescent duration time TD,Q, depends on the quiescent current IQ, the threshold
voltage Vth,p and the value of C4. If the signal current is zero, TD,Q is
TD,Q =
C4|Vth,p|
IQ
(4.10)
In order to achieve TD,Q = T/2, considering T = 20 µs, |Vth,p| = 0.45 V and C4 =
0.15 pF, the quiescent current, IQ, turns out to be equal to 5 nA.
The current in the bias generator M10 is 10 nA with W/L = 4. The aspect ratios
of transistors M11 and M12 are 40 and 2, respectively, to have nominal currents
IB = 100 nA and IQ = 5 nA. The capacitor C3 used for storing the input offset during
the auto-zero period is 2 pF. The clock frequency is 50 kHz (T = 20 µs) with auto-zero
phase, ΦA, 25% of the clock period (TA = 5µs).
The switches are realized by single NMOS or PMOS transistors. In order to ensure a
low on resistance, the amplitude of the phase controlling the NMOS switches is 1 V
which requiers a simple clock boost on chip. Therefore, switches S9 and S10 operate
properly while the common mode input voltage is 0.3 V. Any other input common
mode value can be admitted, provided that the two switches are working as required.
Table 4.3 gives the transistors sizes of this 0.18-µm CMOS design.
Table 4.3: Transistor sizes of variable duty-cycle generator.
Transistor W/L
M7 100 µm / 1 µm
M8, M9 5 µm / 1 µm
M10 20 µm / 5 µm
M11 200 µm / 5 µm
M12 10 µm / 5 µm
M13 50 µm / 5 µm
S9, S10 0.22 µm / 0.18 µm
S11, S12, S13, S14 5 µm / 0.18 µm
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Transient simulations confirm the expected circuit operation. The supply voltage is
0.6 V and, with zero differential input signal, the output phase duration becomes
10 µs. Figure 4.17 shows the discharge transient of C4 and generated phase signal,
ΦD for various input differential voltage values. When the differential input voltage
is higher than 3 mV, the output almost saturates to the clock period. The behaviour
is asymmetrical. When the switches do not work properly, for instance when the
amplitude of the clock phase is reduced to 0.6 V, the circuit performance worsens
significantly. Having a good overdrive for the transistors that realize the switches is
essential. For this reason, the phases must have a relatively large amplitude.
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Figure 4.17: Simulated output phase duration for various differential inputs.
The simulated circuit input-output characteristic is given in Figure 4.18. Note that, with
a negative signal current, the current charging capacitor C4 diminishes, thus increasing
the time required to the voltage VCAP for crossing the value VDD− |Vth,p|M13 . This
results in an increase of the duration time (duty-cycle) of the generated phase. A
positive signal current, on the contrary, speeds up charging C4 and the duration time of
the output phase becomes smaller.
Figure 4.19 shows the simulated quiescent duration time, TD,Q, as a function of the
temperature in the range from 0 to 120 ◦C. The negative slope of the curve is due
to two effects, both ascribed to the transistors threshold temperature dependence. A
variation in the threshold of transistors composing the current mirror which provides
the quiescent bias current causes an increase of the latter with a temperature increase.
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Figure 4.18: Simulated variable duty-cycle generator input-output characteristic.
Threshold temperature dependence of transistor M13 directly modifies the output
transition point which determines the output phase duration.
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Figure 4.19: Simulated duration time of the generated output phase as a function of
the temperature.
4.1.2.2 Generation of the phases of operation
Figure 4.20 shows the schematic diagram of the digital logic utilized in order to
generate the phases of operation of the proposed circuit given in Figure 4.15. As seen
from the figure, in the proposed phase generator circuit, three input signals required.
The first one of them is so called auto zero phase ΦA for the sampled data amplifier.
The second one is ENB which is a square wave with a frequency of half of the
clock frequency. In the preferred implementation, ΦA and ENB signals are externally
provided to the circuit. The last one is the ΦD which is determining the duration
time of the amplification phase and provided by the designed variable duty-cycle
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Figure 4.20: Schematic diagram of the digital logic used for generating phases of
operation.
generator circuit given in the previous section. Note that the non-overlapping signal
generator block is conventional one which is formed by standard digital gates (NAND
and inverter).
4.2 Top-Level Simulation and Experimental Results
The presented voltage reference topologies are designed, simulated and fabricated in
a standard 0.18 µm CMOS technology with 6 metal and 2 poly layers. This section
describes and discusses the top level schematics, chip micrographs and the simulation
and experimental results of the designed two voltage reference circuits. During the
measurements, a Thermo-Stream T-2800 has been used to control the temperature
of the device under test. In order to generate phase signals ΦA and ΦD for the
circuit described in Section 4.1.1 and ΦA and ENB for the the circuit described in
Section 4.1.2, an arbitrary pulse generator has been used. The output voltages of the
BGRs are sampled by means of 6.5 digit multimeter.
4.2.1 Voltage reference circuit with current regulated loop (CRL)
In Figure 4.21 and Figure 4.22, the top-level schematic and chip micrograph of the
voltage reference circuit with current regulated loop are shown, respectively. The
circuit occupies the area of 450 x 430 µm2 in which the active area, dominated by
the resistors used in the CTAT current generator. The adopted approach consists
of compensating for the temperature dependency of sampled-data amplifier output
voltage biasing the sampled-data amplifier with a CTAT current.
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Figure 4.21: Top-level schematic diagram of the voltage reference with current
regulated loop.
The circuit in Figure 4.21 has been simulated and measured with a clock frequency of
50 kHz where the auto-zero phase, ΦA, and the amplification phase, ΦD, are 25 % and
CTAT CURRENT GENERATOR
BANDGAP CORE
SAMPLED-DATA AMP
450 µm
430µm
Figure 4.22: Chip micrograph of the voltage reference with current regulated loop.
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50 % of clock period, respectively. Figure 4.23 shows the measured output voltage
as a function of temperature for different supply voltages. For the higher values of
threshold voltages of the input switches of the sampled data amplifier and of MLDO,
the circuit is not working at 0.6 V. It starts working at a supply level of 0.65 V and
fully working at 0.8 V for the temperature range 0 ◦C to 120 ◦C. The circuit achieves
193.1 mV output voltage with a TC of 43 ppm/◦C for this temperature range.
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Figure 4.23: Measured output voltage of CRL as a function of the temperature for
different supply voltages.
However, the same performance holds for lower supply voltages 0.7 V and 0.65 V with
limited temperature ranges where the difference between output voltages VO1 and VO2
is less then 1 mV. Since for low supply and low temperature, the loop control does
not work properly, the experimental data is not provided for the entire temperature
range. The reason is that the threshold voltage of the transistors is higher than the
value predicted by the simulations at low temperatures.
Figure 4.24 shows the top-level simulated output voltage of the sampled-data amplifier,
VCT RL, controlling the gate of MLDO as a function of the temperature. The negative
slope of the quiescent output voltage of the amplifier with respect to temperature given
in Figure 4.12 becomes positive after current regulation. A positive slope is, indeed,
required to compensate for the threshold voltage temperature dependence of transistor
MLDO that controls the current in the bandgap core cell.
96
0 10 20 30 40 50 60 70 80 90 100 110 120
Temperature [°C]
320
300
280
260
240
220
200
180
160
140
V C
TR
L  [
m
V]
Figure 4.24: Simulated temperature variation of sampled data amplifier output in
current regulated loop.
Figure 4.25 shows the measured power supply rejection (PSR) with a 0.8 V supply
voltage. The output is filtered with a 6 pF capacitor. The PSR is -50 dB at 100 Hz and
-36 dB at 10 MHz.
Figure 4.26 plots the supply current as a function of the temperature when the supply
voltage is 0.8 V. Thanks to the CTAT biasing of the control circuit, it changes only
by 2 % over the entire temperature range. The average value of the supply current is
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Figure 4.25: Measured power supply rejection (PSR) of CRL.
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491.8 nA. At room temperature, the supply current is about 490 nA leads to the power
consumption of 390 nW.
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Figure 4.26: Measured supply current as a function of the temperature of CRL.
Figure 4.27 shows the distribution of the output voltage level for the 20 available
samples without any device trimming or phase duty-cycle calibration. Measurements
have been collected at room temperature, with a supply voltage equal to 0.8 V and a
duty cycle of ΦD equal to 50 %. The mean value is 192.96 mV while the standard
deviation is 0.53 mV. The 3 σ inaccuracy is 0.8 %. This is due to chip-to-chip
mismatches; calibration of the duty cycle of ΦD can reduce the inaccuracy to less
than 0.1 %.
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Figure 4.27: Measured output voltage level distribution of CRL.
98
4.2.2 Voltage reference circuit with duty-cycle regulated loop (DCRL)
In Figure 4.28 and Figure 4.29, the top-level schematic diagram and chip micrograph
of the voltage reference circuit with duty-cycle regulated loop are shown. The circuit
occupies the area of 400 x 200 µm2 in which the active area, dominated by the resistors
used in the bandgap core cell and it is quite smaller then the circuit with current
regulated loop. The adopted approach consists of compensating for the temperature
dependence of the sampled-data amplifier output voltage by utilizing an additional
feedback loop which includes a variable duty-cycle generator which determines the
duration of amplification phase, ΦD, of the sampled-data.
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Figure 4.28: Top-level schematic of voltage reference with duty-cycle regulated loop.
The circuit in Figure 4.28 has been simulated and measured with a clock frequency
of 50 kHz. The auto-zero phase, ΦA, 25 % of clock periods, while Φ1 and Φ2 have
a frequency of 25 kHz. Figure 4.30 shows the measured output voltage as a function
of the temperature for different supply voltages. The circuit starts working at 0.65 V
with limited temperature range due to the higher values of threshold voltages of input
switches of smiled data amplifier and of MLDO. The circuit achieves 191.5 mV output
voltage with a TC of 52.5 ppm/◦C in the range from 0 ◦C to 100 ◦C at 0.8 V supply
voltage. The same performance holds for lower supply voltages (0.7 V and 0.65 V),
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Figure 4.29: Chip micrograph of the voltage reference circuit with duty-cycle
regulated loop.
since as also verified for the circuit presented in Section 6.2.1, for low supply and low
temperature, the loop control does not work properly and the experimental data are
not provided for the entire temperature range. The reason is again in this case that the
threshold voltages that are higher than the value predicted by the simulations at low
temperatures. On the other hand, as seen from Figure 4.30, for temperatures higher
then 100◦C, the generated output voltages are lower then expected values to have better
temperature variation performance (i.e., less TC). the reason is that, the temperature
compensation scheme of the second feedback loop which includes the duty-cycle
generator is not effectively working for temperatures higher then 100 ◦C. On the
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Figure 4.30: Measured output voltage of DCRL as a function of the temperature for
different supply voltages.
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contrary, the main feedback loop is working properly and the difference between two
output voltages VO1 and VO2 is less 1 mV.
The top-level simulated output voltages of sampled-data amplifier, VCT RL1 and VCT RL2,
as a function of temperature are shown in Figure 4.31. As seen from the figure, these
two control voltages are really close to each other when the loop is locked. Notice
that, the slopes of the quiescent output voltages of the amplifier with respect to the
temperature is positive. This shows that second feedback loop is working in the
direction to compensate for the threshold voltage temperature dependence of MLDO
that controls the current of the bandgap cell.
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Figure 4.31: Simulated temperature variation of control voltages in the duty-cycle
regulated loop scheme.
In order to understand the problem at high temperatures, the variable duty-cycle
generator has been characterised stand-alone at 0.8 V supply voltage. The bias current
of the circuit is tuned to have a 50 % phase duration time (TD=10 µs) with 0 V
input voltage difference at room temperature. Figures 4.32 - 4.33 show the measured
output phase duration time of variable duty-cycle generator with respect to the input
differential voltage and temperature, respectively.
As seen from Figure 4.33, the slope of the curve is decreasing with a temperature
increase. As a result, at high temperatures, the value of the generated phase duration
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Figure 4.32: Measured duration time of variable duty-cycle generator with respect to
input differential voltage.
time, TD, is almost saturating to its minimum. This leads to a TD which is lower then
what required in order to properly generate the control voltage for MLDO.
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Figure 4.33: Measured duration time of variable duty-cycle generator as a function of
the temperature.
Figure 4.34, shows the measured power supply rejection (PSR) at the nominal supply
voltage. The output is filtered with a 6 pF capacitor. The PSR is -52.5 dB at 100 Hz
and -35 dB at 10 MHz.
Figure 4.35 plots the measured supply current as a function of the temperature when
the supply voltage is 0.8 V. Since, in this topology, the temperature compensation of
the circuit is based on duty-cycle instead of current regulation, the total current drawn
from the supply is changing more with respect to the scheme described in Section
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Figure 4.34: Measured power supply rejection (PSR) of DCRL.
4.1.1. The variation of the measured current is about 11.8 % in the entire temperature
range. The nominal current value is 650 nA at room temperature from a 0.8 V supply
voltage, leading to a power consumption of 0.52 µW.
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Figure 4.35: Measured supply current as a function of the temperature of DCRL.
Figure 4.36 shows the distribution of the output voltage level for the 20 available
samples without any device trimming or bias current calibration. Measurements have
been collected at room temperature, with a supply voltage equal to 0.8 V. The mean
value is 191.67 mV while the standard deviation is 0.62 mV. The 3 σ inaccuracy is 1 %.
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This is due to chip-to-chip mismatches; calibration of the bias current of sampled-data
amplifier or variable duty-cycle generator can reduce the inaccuracy to less than 0.1 %.
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Figure 4.36: Measured output voltage level distribution of DCRL.
4.3 Summary
This section presents the measurement results collected from the two very low power
bandgap voltage references designed and implemented in a standard 0.18 µm CMOS
technology with 6 metal and 2 poly layers. The measurement results show that the
proposed topologies are capable of operating down to a 0.65 V supply voltage. This
is the lowest published supply level achieved without any special process steps and
thanks to the use of a reversed current-mode bandgap scheme and of a sampled-data
amplifier. The circuits achieve 191 mV output reference voltages with temperature
coefficient on the order of 40 ppm/◦C in the temperature range of 0 - 120 ◦C. The
total consumed powers are 0.3 µW and 0.4 µW at 27 ◦C while occupying the area of
0.2 mm2 and 0.08 mm2, respectively.
Performance summary of the designed circuits and their comparison with other sub-1V
voltage reference circuits reported in the open literature is given in Table 4.4. The table
shows that the proposed voltage reference topologies achieve reference voltage with
comparable level of temperature coefficient and quite low power consumption with
respect to the other proposed sub-1V voltage reference circuits.
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Performance summary of the designed circuits and their comparison with other sub-1V
voltage reference circuits reported in the open literature is given in Table 4.4. The table
shows that the proposed voltage reference topologies achieve reference voltage with
comparable level of temperature coefficient and quite low power consumption with
respect to the other proposed sub-1V voltage reference circuits.
Table 4.4: Performance comparison of sub-1V voltage reference circuits in literature.
CRL DCRL [65] [42] [37] [46]
Technology [µm] CMOS 0.18 0.18 0.13 0.18 0.6 0.35
Output Voltage [mV] 193 191.6 256 221 603 190.1
Minimum Supply Voltage [V] 0.65 0.65 0.75 0.85 0.98 1
Supply Current [µA] 0.49 0.6 0.2 3.9 18 0.25
Temperature Coefficient [ppm/◦C] 43 52.5 40 194 15 16.9
Temperature Range [◦C] 0-120 0-100 -25-85 -20-120 0-100 -40-80
PSR @ 100Hz [dB] -50 -50 N/A N/A -44 -41
PSR @ 10MHz [dB] -36 -36 N/A N/A -17 -17
Area [mm2] 0.2 0.08 0.07 0.0228 0.24 0.049
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5. CONCLUSION
In this thesis, design and implementation of different kinds of voltage reference circuits
in standard CMOS technologies were presented. In this respect, this thesis consisted of
two main parts. First part concentrated on high precision, low noise bandgap reference
design while second part concentrated on low voltage and low power voltage reference
design.
Firstly, in order to obtain a high precision and low noise BGR, two different curvature
corrected current mode bandgap reference were designed and implemented in 0.35 µm
triple-well CMOS technology. In these designs a simple gain stage was utilized
instead of a conventional op-amp which dominated the total power consumption of
the circuit. The first design had been suffering from base current incorrections due
to the topology chosen, even if it had been compensated through an additional base
current compensation circuitry. Measurement results showed that with this designed
BGR provided 511.7 mV reference output voltage with a 9.52 ppm/◦C temperature
coefficient after 8-bit trimming over the temperature range of -40 ◦C to 130 ◦C while
consuming 9.8 µA from a single 3.3 V supply voltage. Moreover, the design was
improved by modifying the topology, as base current incorrections were discarded
and the proposed block bulk isolation strategy was adopted in order to increase the
immunity to substrate noise. Two versions of this design were implemented and
measured. The only difference between these two implementations was the channel
length of the current mirrors that were utilized, in the second version channel lengths
were chosen to be quite larger with respect to the first implementation in order to
improve the low frequency noise performance of the circuit. The measurement results
show that both of the two implemented BGRs generated an output voltage of 220 mV
while achieving a TC around 3.5 ppm/◦C after 8-bit trimming over the temperature
range of -40 ◦C to 130 ◦C. The RMS value of the noise at the outputs of the designed
BGRs were 2.54 µV and 0.918 µV integrated from 0.1 Hz to 10 Hz, respectively;
while the measured flat band noise is around 170 nV/
√
Hz for both of the circuits. The
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circuits were consuming a supply current around 32 µA from a 3.3 V single supply.
The designed BGR achieved the best temperature coefficient with minimum area and
supply current. Its noise performance is equivalent to the best reported [39] while
occupying 1/2.5 the area. However, the most important drawback of the designed
BGRs is that they can operate properly down to a 2 V supply voltage which is,
firstly, due to the utilized topology and, secondly, the high threshold voltages of the
chosen technology (0.35 µm) for implementation. Furthermore, the effectiveness of
the proposed block bulk isolation strategy is shown in the measurement results, the
improvement is more than 40 dB for frequencies up to 1 MHz.
The second part of the thesis concentrated on low voltage and low power voltage
reference design. For this purpose, two new voltage reference topologies that utilize
sampled data operation were proposed. The proposed voltage reference topologies
were implemented and fabricated in 0.18 µm CMOS technology. In these two
different topologies the same current mode bandgap cell and sampled-date amplifier
were utilized. The main difference between two topologies is the adopted method
that determines the quiescent output voltage of the amplifier, or in other words, the
temperature compensation method. Measurement results showed that the proposed
voltage reference circuits are working properly down to 0.65 V while achieving
an output voltage around 193 mV with a temperature coefficient on the order of
50 ppm/◦C in the temperature range of 0-120 ◦C. This is the lowest published supply
level achieved without any special process steps. The total power consumption of the
two designed voltage references are 0.3 µW and 0.4 µW at 27 ◦C, while occupying
the area of 0.2 mm2 and 0.08 mm2, respectively. As a result, the proposed voltage
reference topologies generate a reference voltage with comparable level of temperature
coefficient and quite low power consumption with respect to the other sub-1V voltage
reference circuits reported in open literature.
As future work, the supply voltage limitation of the designed curvature corrected
bandgap reference circuits will tried to be lowered down via using different kind of gain
or amplifier stage, since the supply voltage constrict of the architecture is dominated
by its gain stage. Moreover, the architecture will be tried to convert to a CMOS-only
one in order to flex the supply voltage constraint for bandgap core and able to work
with lower quiescent currents. Moreover, complementary switched biasing technique
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(has been implemented on the second designed BGR circuit (see APPENDIX A.3.))
that should improve the low noise performance of the circuit without increasing the
device area will tried to be verified. The proposed and designed very low voltage low
power bandgap reference circuits have moderate temperature stability due to the lack
of higher-order (nonlinear) temperature compensation for the core circuit. Therefore,
since it is proven that architecture is working, an appropriate method to compensate
for higher-order temperature behaviour will be tried to be adopted to achieve higher
precision without increasing the required supply voltage.
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APPENDIX A.1: Chip Microphotograph and Bonding Diagram of the BGRs in
Chapter 3
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Figure A.1: Microphotgraph of the chip including the designed BGRs in Chapter 4.
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Figure A.2: Bonding diagram of the chip including the designed BGRs in Chapter 4.
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Table A.1: Pin explanations of test chip.
Pin Name Explanation Pin No
PSUB Substrate terminal for entire chip 29
AVDD Analog supply for BGR in Sec. 4.1 38
AGND Analog ground for BGR in Sec.4.1 35
BGR-OUT-0 Analog output of the BGR in Sec. 4.1 28
AVDD1 Analog supply for BGR in Sec. 4.2 in floating diffusion 5
AGND1 Analog ground for BGR in Sec. 4.2 in floating diffusion 7
BGR-OUT-BI-inDIFF Analog output of the BGR (with isolated devices) in floating diff. 6
AVDD2 Analog supply for BGR in Sec. 4.2 in floating diffusion 8
AGND2 Analog ground for BGR in Sec. 4.2 in floating diffusion 10
BGR-OUT-NI-inDIFF Analog output of the BGR (with normal devices) in floating diff. 9
DIFF-IN Analog input for to bias the floating diffusion 62
AVDD3 Analog supply for BGR in Sec. 4.2 (L = 40µm) 61
AGND3 Analog ground for BGR in Sec. 4.2 (L = 40µm) 59
BGR-OUT-L40 Analog output of the BGR in Sec. 4.2 (L = 40µm) 60
AVDD4 Analog supply for BGR in Sec.4.2 (L = 120µm) 58
AGND4 Analog ground for BGR in Sec. 4.2 (L = 120µm) 56
BGR-OUT-L120 Analog output of the BGR in Sec. 4.2 (L = 120µm) 57
AVDD5 Analog supply for BGR in Sec. 4.3 (L = 40µm) 20
AGND5 Analog ground for BGR in Sec. 4.3 (L = 40µm) 21
BLK-CM-0 Bulk terminal of NMOS current mirrors in Sec. 4.3 (L = 40µm) 13
BGR-OUT-SW-L40 Analog output of the BGR in Sec. 4.3 (L = 40µm) 22
AVDD6 Analog supply for BGR in Sec.4.3 (L = 120µm) 23
AGND6 Analog ground for BGR in Sec. 4.3 (L = 120µm) 25
BLK-CM-1 Bulk terminal of NMOS curent mirrors in Sec. 4.3 (L = 120µm) 26
BGR-OUT-SW-L120 Analog output of the BGR in Sec. 4.3 (L = 120µm) 24
VMAX-SW Analog input for current switches used in Sec. 4.3 53
DVDD Digital supply for I2C and ring oscillator 45
DGND Digital ground for I2C and ring oscillator 50
SDAIO Data input-output of I2C 55
SCL Clock input of I2C 54
POR-SEL Digital input to control the source of POR 52
POR-EXT External power on reset input for digital circuits 51
CLK-EXT External clock input for current switches used in Sec. 4.3 53
CLK-TST Digital output to test clock signal 44
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Table A.2: I2C control signals.
Signal Name Default Val. Explanation
BG-TRIM-0 10001100 R1 trim of BGR in Sec. 4.1
ROUT-TRIM-0 01110011 ROUT trim of BGR in Sec. 4.1
BG-TRIM-inDIFF 10001100 R1 trim of BGRs in Sec. 4.2 in floating diff.
ROUT-TRIM-inDIFF 01111100 ROUT trim of BGRs in Sec. 4.2 in floating diff.
BG-TRIM-L40 10000011 R1 trim of BGR in Sec. 4.2 (L = 40µm)
ROUT-TRIM-L40 10000011 ROUT trim of BGR in Sec. 4.2 (L = 40µm)
BG-TRIM-L120 01111101 R1 trim of BGR in Sec. 4.2 (L = 120µm)
ROUT-TRIM-L120 10000010 ROUT trim of BGR in Sec.4.2 (L = 120µm)
BG-TRIM-SW-L40 01111100 R1 trim of BGR in Sec. 4.3 (L = 40µm)
ROUT-TRIM-SW-L40 10000011 ROUT trim of BGR in Sec. 4.3 (L = 40µm)
BG-TRIM-SW-L120 01111101 R1 trim of BGR in Sec. 4.3 (L = 120µm)
ROUT-TRIM-SW-L120 10000010 ROUT trim of BGR in Sec. 4.3 (L = 120µm)
CLK-SEL 1 Selects the source of CLK input for current switches
ENB-RINGO 0 Enables ring oscillator as an internal CLK
SEL-RINGO 11 Selects the frequency of ring oscillator
ENB-SW-L40 1 Enables input sig. for inv. of BGR in Sec. 4.3 (L = 40µm)
ENB-SW-L120 1 Enables input sig. for inv. of BGR in Sec. 4.3 (L = 120µm)
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APPENDIX A.2: Test Setups for the Measurement of the Designed BGRs
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Figure A.3: The test setup utilized for the temperature characterization of the BGR
circuits.
Figure A.3 shows the test setup utilized for the temperature characterization of
the BGR circuits. Each measurement instrument is controlled by NI/Labview
environment. For the TC measurements, firstly the value of ROUT is set in order to have
its desired output voltage level at nominal temperature by changing R-OUT-TRIM bits
via I2C interface. Then, with the control loop formed in the Labview environment,
the output voltage data is sampled/collected by 8.5 digit multimeter after thermal
chamber is settled to the required temperature. For each temperature, desired number
of BG-TRIM bits are changed via I2C interface while the thermal chamber keeps the
temperature constant until the end of the data sampling process of multimeters and
then the process continues with the next temperature level. The temperature range and
number of trim data is controlled by the model established in Labview.
Figure A.4 shows the test setup utilized for the power supply rejection characterization.
As seen in the figure, since outputs of the designed BGRs are high impedance, first a
low noise amplifier in unity gain configuration with (R1 = R f = 10 kΩ) is utilized
in order to drive 50 Ω input impedance of the spectrum analyzer. Moreover, an AC
coupled op-amp circuit with an external capacitor C1 = 20 mF is used to have the
lower cut-off frequency of the system is less then 0.1 mHz which will not interfere
with the measurements, since the minimum frequency of the spectrum analyzer (R&S
FSU-26) is 10 Hz. The amplifier used in this setup is a commercial product of Analog
Devices (AD-8628) which has a unity gain bandwidth of 1 MHz for a 20 pF of load
capacitance [69].
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Figure A.4: The test setup utilized for the PSR characterization of the BGR circuits.
An arbitrary power supply unit (Hameg-8143) is used to modulate the power supply
signal by generating an FM signal, with its modulation source is the frequency signal
from the spectrum analyzer output. which is provided from spectrum analyzer, to
its modulation input. Then, the modulated power supply signal is used as the power
supplies of the BGR circuits (AVDD), while the digital power supply (DVDD) for the
I2C is driven from an other power source without modulation. These measurement
setup makes possible to obtain PSR values as a function of frequency in which the
power of the modulation signal, the frequency range and the resolution bandwidth of
the PSR sweeps are determined through the spectrum analyzer.
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Figure A.5: The test setup utilized for the low frequency noise characterization of the
BGR circuits.
As in all noise measurements, first it has to be verified that the noise floor of the
instrument should be lower than the DUT. Figure A.5 shows the test setup utilized
for the low frequency noise characterization of the BGR circuits. Since it has been
observed that the noise floor of the measurement instrument (semiconductor analyzer)
is higher than the estimated/simulated noise level of some of the BGR circuits, output
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noise is increased above the noise floor of the instrument by configuring a low noise
amplifier with a gain of 100. The amplifier used in this setup is the same with the one in
PSR measurement setup. However, it should be noted that this configuration will limit
the high frequency bandwidth to about 10 kHz. Bandwidth limitation caused by using
op-amp in high gain configuration will not affect the measurements since this setup is
intended for low frequency noise measurements in the range of 0.1 Hz to 10 Hz.
The frequency range of interest (0.1 Hz to 10 Hz) is also the one of the reasons for
using the semiconductor parameter analyzer to collect the data for power spectral noise
density instead of the spectrum analyzer, which has minimum frequency of 10 Hz.
While collecting the data, the semiconductor parameter analyzer is used in Sampling
I/V using with its high resolution ADC. During the measurements, 100001 (limit of
the instrument) data point taken with a sampling frequency of fs = 100 Hz, therefore
the resolution bandwidth of the power spectral density is 1 mHz.
Moreover, in order to extract/calculate the noise of the DUT (BGR circuit), first noise
floor/contribution of the system is measured by connecting the input of the amplifier to
the ground. Then, the same measurement is repeated by connecting DUT to the input
of the amplifier. Hence, the noise of the DUT (v2n−DUT ) can be calculated/obtained
from
v2n−total = v
2
n−noDUT +(Avvn−DUT )
2 (A.1)
where v2n−total is the measured output noise power of the configuration seen in
Figure A.5 including DUT, v2n−noDUT is the measured output noise contributed from
just the amplifier and the system itself, and Av is the gain of the amplifier configuration
which is 100 in the proposed setup.
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APPENDIX A.3: Switched Biasing Technique BGR Design
The low frequency (flicker) noise in MOSFETs increases with shrinking device
dimensions, so new generations of sub-micron CMOS technologies tend to have
higher 1/f noise corner frequencies where flicker noise dominates white thermal noise.
Therefore, low frequency noise has larger effect in limiting noise performance of
the circuits. In this section, the BGR circuit designed in Section 4.2 is modified to
incorporate switched biasing technique proposed in [54] in order to reduce the low
frequency noise of the designed BGR.
Flicker (1/f) Noise in MOSFETs
The flicker noise or simply 1/ f noise in MOSFETs is such that it has a power spectral
density which is inversely proportional to frequency f and the MOS gate area (W × L).
Although exact mechanism behind flicker noise is still under investigation (lacking),
it has been cleared out in [70] that the random telegraphic signal (RTS) noise plays
significant role in the low frequency noise performance of MOSFETs. There are two
main theories that have been proposed to explain physical origins of the flicker noise in
MOSFETs: carrier number fluctuation and mobility fluctuation. Both of these theories
are based on fluctuation of the conductivity of MOS transistors (σ = µ n q) where µ
and n are the mobility and the concentration of the carriers, respectively. Therefore, a
fluctuation of the conductivity is due to either a fluctuation of the number of carriers
or a fluctuation in the channel mobility.
Carrier number fluctuation theory, originally proposed by McWhorter [71], considers
flicker noise as a result of the surface potential fluctuation and modulation of the charge
carrier density due to trapping and detrapping random process of charges in the traps at
the Si−SiO2 interface [72]. Trapping and detrapping process from a single trap leads
to an RTS. Each trap is characterized by a relaxation time τ that depends on the mean
time needed for the trapping process and the mean time needed for detrapping. For a
uniform oxide trap distribution in the energy gap, by superposing the RTS signals due
to each traps, theory predicts an input referred noise power, given by A.2, independent
from gate bias but inversely proportional to the square of gate capacitance Cox (or
square of oxide thickness tox) [73].
S( f )≈ K
f
(∆N)2 f or 1/2piτ2 f  1/2piτ1 (A.2)
where (∆N) is fluctuation of number of carriers, K is a constant associated with the
device. Even if there are many experiment results reported in literature [74–76] that
are supporting number of carrier fluctuation theory, the two main lacking point of this
theory are the assumptions that traps are isolated and do not interact with each other
and each of the traps are coupled to the output current in the same way.
However, mobility fluctuation theory considers flicker noise as a result of the
fluctuation in bulk mobility based on Hooge’s empirical relation for the noise spectral
density of homogenous layers:
SI
I2
=
αH
f N
(A.3)
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where I is the mean current flowing through the sample, SI is the spectral density
of the noise affecting the current, N is the total number of free carriers, and αH is
the Hooge’s RTS parameter which is an empirical constant taking values in the range
10−6 - 10−4 [77]. By applying this relation to MOSFETs, theory predicts an input
referred noise power proportional to the gate bias and inversely proportional to the
gate capacitance ((VGS−Vth)C−1ox ) [78].
Since the extensive analysis of flicker noise in MOSFETs has a more complicated
dependence on gate bias and on the oxide thickness, a uniformed model that assumes
correlated mobility and carrier number fluctuations has been proposed by Hung et
al [73]. In this uniformed model, carrier number fluctuations theory dominates at low
gate bias while mobility fluctuation theory dominates at high gate bias levels.
Reduction of Flicker Noise and Switched Biasing Technique
Since the flicker noise in MOSFETs in sub-micron technologies are tend to increase,
it is important to reduce 1/ f noise in order to improve the noise performance of
the circuit. From the design aspect, the main controllable parameters are W and
L of the transistors and its biasing. However, changing biasing is not a practical
solution, since many important performance parameters of the circuits such as gain,
signal swing, transfer function and linearity are strongly bias dependent. Increasing
gate area (W × L) while keeping W/L ratio constant has less effect on many of
the performance parameters, but causing speed reduction due to the increase in gate
capacitance together with the obvious area penalty.
On the other hand, there are known circuit techniques reported in the literature to
reduce the effect of 1/ f noise. One of these techniques is keeping MOS transistor in
triode region with VDS = 0, so that noise current becomes zero. However, the utilization
of this technique is limited with resistive circuits such as current dividers [79] or
transconductors [80], since in triode region MOSFET can have a maximum intrinsic
voltage gain of 1. Therefore, it cannot be a solution for circuits requiring voltage
gain in which MOS transistor should operate in saturation region. Moreover, there
are also techniques such as chopper stabilization, auto-zeroing and dynamic element
matching to reduce the DC offset and drift. Since at low frequencies 1/ f noise is not
distinguishable from drift, reduction of 1/ f noise is also achieved by utilizing these
techniques. However, the reduction is limited mostly by device mismatches and charge
injection.
These stated techniques reduce the effect of 1/ f noise in circuits, while in [54] the
switched biasing has been proposed as a technique for reducing the 1/ f noise itself
not its effect. The technique is based on intriguing physical effect: cycling a MOS
transistor between strong inversion and accumulation reduces its intrinsic 1/ f noise
[81].
In Figure A.6, the idea of cycling an NMOS transistor between strong inversion
and accumulation is illustrated. The gate-source voltage applied to the transistor is
switched between two levels: the high level VGS,on which is higher than the threshold
voltage in order to bias the transistor in strong inversion and the low level VGS,o f f
which equal to or less than threshold voltage so that depending on its value, VGS,o f f
state corresponds to biasing the transistor in moderate inversion, weak inversion or
accumulation. If the duty cycle of switched biasing is 50 % and VGS,o f f equal to Vth,
the resulting noise power in baseband is (1/2)2 (or -6 dB) when compared to the 1/ f
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Figure A.6: Concept of switched biasing by an NMOS transistor cycling between
operation state and rest-state.
noise power of constant bias scheme that can be explained by modulation theory [54].
Moreover, when VGS,o f f is decreased below Vth down to a value that corresponds
to accumulation, measurement results show that further noise reduction up to 8 dB
achieved [82].
Modeling low frequency noise under switched bias conditions
As already stated, it has been cleared out in [70] that random telegraphic signal (RTS)
noise plays significant role in the low frequency noise performance of MOSFETs. RTS
noise in a MOSFET is caused by a so-called "trap" which is a localized energy state in
the bandgap that has an energy level between the conduction band energy level (Ec) and
the valance band energy level (Ev). Trapping behaviour in a MOSFET is governed by
Fermi-Dirac statistics, as described in the classical Shockley-Read-Hall (SRH) model
for trapping and detrapping [83]. The traps that are close to the conductance band edge
interact with the conductance band, and traps that are close to the valence band edge
will interact with the valence band. Therefore, traps that dominate the low frequency
noise of NMOS transistors are the ones close to the conductance band while the same
behaviour/contribution is valid for the traps near valance band for PMOS transistors.
For an NMOS transistor, a trap near the conductance band can interact with the
conductance band by capturing or releasing an electron thus cause RTS noise in two
ways: Firstly, it is changing the number of charge carriers, known as ∆N effect, since
the electron captured will no more take part in the conduction process. Secondly, a trap
will be negatively charged after capturing an electron which has an effect of modulating
the position of the channel that is known as " Coulomb scattering" or ∆µ effect.
The RTS noise has two discrete states, low and high, and it is observed in a MOS
device as a fluctuation in the drain current via aforementioned reasons. Considering an
NMOS transistor, it is possible to associate the mean time spent in the high current state
with capture time (τc) and the mean time spent in the low current state with emission
time (τe). When τc and τe are constant, RTS noise is stationary with a Lorentzian
power spectrum (SRT S), as shown in Figure A.7 [84]. Ignoring DC term, SRT S can be
expressed as
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Figure A.7: Time and frequency representation of a stationary RTS.
SRT S( f ) = 2(∆I)2
β
(1+β )2
1
f0,RT S
1
1+
(
f/ f0,RT S
)2 (A.4)
where ∆I is the current steps observed in the drain current, β is a parameter defined as
a ratio between the capture and emission time constants (β = τc/τe), and f0,RT S is the
RTS corner frequency:
f0,RT S( f ) =
1
2pi
(
1
τc
+
1
τe
)
(A.5)
The last term of A.4 defines the frequency dependence of the power spectrum which
is flat at low frequencies and decaying with -20dB/decade above the RTS corner
frequency. The corner frequency only depends on τc and τe while low frequency PSD
depends on asymmetry factor β . When β = 1, an RTS has maximum contribution to
the low frequency noise while for strongly asymmetric RTS noise (β far from 1), the
low frequency PSD will be small. Even though the PSD of an RTS decays with 1/ f 2
instead of 1/ f , as for 1/ f noise, the addition of many Lorentzians with different corner
frequencies lead to a 1/ f -like spectrum.
The parameters of RTS noise in a MOS transistor are its amplitude, and mean
time before capture (τc) and emission (τe) of an electron. According to the
Shockley-Read-Hall theory, these time constant can be expressed as follows on the
basis of Fermi-Dirac statistics [83]:
τc = [nσ (E,x)vth]−1
τe = [Ncσ (E,x)vthexp(−E/kT )]−1 (A.6)
where σ(E,x) is the capture cross section, effective area within which an electron is
captured by a trap, of the trap that depends on the energy level of the trap (E =Ec−ET )
131
and its depth in the oxide (x), vth is the thermal velocity of the electrons, n is the
electron density in the conduction band and Nc is the effective density of states in the
conduction band. Moreover, under constant bias conditions capture and emission rates
of traps should be equal with respect to the balance principle. According to the A.6, τc
can be varied by changing VGS, since it is bias dependent via the bias dependency of the
carrier density, while τe seems to be independent of applied VGS because energy level
of the trap, E, is independent of VGS. However, that holds for traps located exactly at
Si−SiO2 interface, E can be bias dependent if the trap is located some distance in the
oxide thus E depends on VGS. Measurements of bias dependency of τc and τe in NMOS
transistors presented in [70, 85] revealed that as VGS is decreased, the probability of
a trap being full decreases (τc increases) and the probability of a trap being empty
increases (τe decreases). The change in τ is commonly up to two orders of magnitude.
Therefore, to explain/model the RTS noise under switched biasing conditions, effective
RTS time constants have been derived in [86] with the assumption of τc and τe are
instantaneous functions of the VGS.
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Figure A.8: Occcupancy of trap when device is cycled on and off.
Figure A.8 shows the model for the expected trap occupancy for an NMOS transistor
under switched bias conditions. An exponential increase and decrease of occupancy
is predicted according to SRH theory. In this model, it has been shown that a
cyclo-stationary RTS can be described with a constant occupancy which is function
of the effective/equivalent cyclo-stationary capture and emission times (τc,e f f , τe, f f )
if the switching frequency is sufficiently higher than the RTS corner frequency. The
expressions for effective time constants are
τc,e f f =
[
dc
τc,on
+
1−dc
τc,o f f
]−1
τe,e f f =
[
dc
τe,on
+
1−dc
τe,o f f
]−1
(A.7)
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where dc is the duty cycle of the switched bias waveform with the period T , τc,on
and τe,on are the capture and emission time constants, respectively, when the device
is on (t = 0...T.dc) and τc,o f f and τe,o f f are the capture and emission time constants,
respectively, when the device is off (t = T.dc...T ).
The properties of PSD of the stationary RTS given in (A.4, A.5) are also holds for the
switched bias case with the derived effective time constants. Therefore, the behaviour
of a single RTS under switched bias conditions can be predicted. However, practically
in devices there are multitudes of traps and it has to be explain total behaviour. For
this reason, a physical model that relates the RTS noise in MOSFETs to the interface
trap energy distribution has been proposed in [86]. In this model, behaviour explained
in terms of number of traps, the location of traps in the oxide and the energy level of
traps.
As stated before, for stationary RTSs (or traps) the dominant noise contributors are the
ones with β = τc/τe close to 1. When the transistor subjected to switched biasing, the
effective RTS time constants are changing due to their bias dependence. If τc and τe
is modelled in a simple way as τe,o f f = τe,on/me and τc,o f f = τc,on.me, respectively, in
order to take consideration the bias dependence, by substituting them in A.7 with 50 %
the effective capture and emission time constants can be written as follows
τc,e f f = (2mc/(mc+1))τc,on
τe,e f f = (2me/(me+1))τe,on (A.8)
where mc and me are bias dependence coefficients of capture and emission time
constants. As a result, the effective RTS time constants and their asymmetry factor
β with respect to steady state is changed which means that the main contributors of
the PSD is not the same traps any more. Note that the shape of the noise contribution
curve does not change, it has been shifted. In other words, for constant biasing in
strong inversion, traps close to the conduction band dominate the contribution to the
low frequency noise while for switched biased case, traps located closer to the middle
of the bandgap become dominant. Therefore, there shouldn’t be any change in noise
spectrum, if the distribution of traps in energy is uniform in all over the bandgap.
However, distribution of traps commonly U-shaped with a lower trap density near the
centre of the bandgap according to the reported literature [87]. This result is consistent
with the measurements reported in the literature showing that low frequency noise of
MOSFETs reducing under the switched bias conditions.
Implementation of switched biasing technique
With the knowledge of the 1/ f noise reduction effect, the switched biasing technique
has been proposed in [54]. In the technique, a MOS transistor is periodically switched
between two states, "operation-state" and "rest-state", instead of applying a constant
gate-source voltage. In the operation-state, transistor is in strong inversion thus active
in the circuit operation (i.e. delivers biasing current), while in the rest-state, transistor
is in or close to accumulation thus not active in the circuit operation. The intentional
switching-off of the MOS transistor (rest-state) is introduced in order to reduce the
1/ f noise of the MOS transistor during its operational state. In addition, it reduces
the power consumption. Even if periodically switching transistors between these
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two states is not appropriate for all kind of circuits without affecting correct circuit
operation, there are some circuits, in which a bias current is needed only certain time
intervals or signal processing is not taking placing continuously, giving this freedom.
For instance, in many types of oscillators the transistor contribute actively to the circuit
operation during only a part of oscillation and application/implementation examples
of the switched biasing technique in a sawtooth and LC oscillators have been reported
in [82, 88].
In order to implement switched biasing technique to the structures/circuits in which
the bias current required continuously, complementary switched biasing scheme is
needed. Figure A.9 shows the complementary switched biasing scheme to draw the
current continuously. Complementary ON-OFF operations between two transistors
are possible by applying differential signals.
MN0 MN1
on
off
on
off off
on
off
on
t1 t2 t3 t4 t1 t2 t3 t4
Figure A.9: Complementary switched biasing scheme with differential signals.
Implementation
From the noise analysis of the BGR circuit given in Section 4.2, the dominant
noise sources of the circuit at low frequency are the transistors MN0, MN1 and MN4.
Therefore, in order to improve the low frequency noise performance of the circuit,
it is required to reduce the flicker noises of these transistors. The straightforward
method to do it in terms of the design parameters is increasing the gate areas (W ×L)
of the transistors while keeping the aspect ratios (W/L) constant at the cost of area and
bandwidth of the circuit.
However, with the knowledge of the switched biasing technique which has been
mostly applied to different kinds of oscillator circuits till now in the reported
literature, the designed/proposed BGR circuit in previous section is modified in
order to apply the switched biasing technique. Figure A.10 shows the schematic
diagram in which complementary switched biasing scheme is utilized at NMOS current
mirrors to improve the low frequency noise performance. The current switching is
achieved/implemented using the inverters which are forcing the sources of the NMOS
transistors that are forming the current mirrors. Since the effect of the operating point
cycling on MOS flicker noise is not modeled and cannot be simulated, the strategy is
to make sure the simulated noise performance of the circuit remains unchanged when
switching is enabled. Therefore, a simple digital circuit, which is pulling up the inputs
of the inverters in order to disable the bias switching and giving the phase signals
ΦSB and ΦSB in order to enable switching, is added to the system to assess the noise
improvement during measurement.
Once the bias switching is enabled, MNi and MNi,c where i = 0− 4 are turned on and
off in a complementary fashion. Hence, one of the two biasing transistors is ON at all
times. Therefore, the achieved noise performance improvement will be related to the
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Figure A.10: Schematic diagram of the BGR with complementary switched biasing
technique.
flicker noise reduction of the device itself during its operation state due to the switched
biasing.
Figure A.11 shows the schematic diagram of the inverters utilized to implement bias
switching scheme. It is more advantageous to turn on and off the current source
transistors by disconnecting their source terminal with an inverter rather than turning
them on and off through their gate terminal voltage. Upon disconnecting, their source
voltage rises to the value VMAX to turn off the device. This way, the bias voltage is
not disturbed and the inverter can be driven with digital signals. Note that VMAX is
a voltage provided from an external voltage source, hence the value of VMAX can be
determined independently to cycle the current source transistors between inversion and
accumulation regions. Moreover, this scheme makes possible to observe the effect of
VGS,o f f value in the switched biasing technique by setting different values for VMAX .
SB
SB
VMAX
SB
SB
SB
VOUT, inv
VOUT, inv
VMAX
0V
M1
M2 M3
Figure A.11: Schematic diagram of the inverters utilized in the proposed switched
biased BGR circuit.
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The additional NMOS transistor, M3 in the inverter schematic is required in order to
be able to set the value of the VMAX below the threshold of the PMOS transistor Vth,p.
The transistor sizes of the inverters determined such that the threshold voltages of the
inverters equal to VMAX/2 In the design of inverters. Thus, W/L ratios of the PMOS
transistors are 3 times larger than the one of NMOS transistors, since µn/µp≈ 3 for the
technology. Furthermore, note that the loads of the inverters are not equal. Hence, the
transistor sizes of the inverters determined with respect to its load in order to equalize
the propagation delays and rising and falling times of the signals at the sources of
bias transistors eventhough all the inverters are seeming identical in Figure A.10. As
a result, the driving capabilities of the inverters I0, I0,c, I1, I1,c, I3 and I3,c are 2 times
larger than the one of I2 and I2,c and 4 times larger than the one of I4 and I4,c.
Figure A.12 shows the schematic diagram of the ring oscillator by using standard
digital gates to provide the digital input signal in order to have a fully integrated BGR
scheme. And via a digital logic consists of XOR gates, ΦSB and ΦSB are generated
symmetrically. The output frequency of the ring oscillator is 32 MHz divided by
four different values (2, 4, 8, 16), therefore the output frequency of the designed
ring oscillator can be set to different values via a simple MUX in order to be able
to observe the effect of switching frequency on noise performance of the circuit.
Figure A.13 shows the layout of the designed digital ring oscillator occupying an area
of 30 x 140 µm2
Note that the circuit designed such that the digital clock signal required for inverters
can also be provided from external source that can be controlled via the digital I2C
block which is also controlling ENB signal of the the designed ring oscillator.
Simulation Results
The switched bias BGR circuit is designed and implemented in a 0.35 µm 3.3 V
triple-well CMOS technology having vertical NPN BJT transistors. The layout of
the circuit without the ring oscillator occupying a silicon area of of 450 x 300 µm2 is
given in Figure A.14.
Figure A.15 shows the transient response of the designed/modified BGR circuit, where
switched frequency is 5 MHz. Moreover, the results obtained through post-layout
ENB
VOUT
SB
VOUT
SB
SB
SB
OUT
Figure A.12: Schematic diagram of the ring oscillator.
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Figure A.13: Layout of the ring oscillator.
Figure A.14: Layout of the BGR with complementary switched biasing technique.
periodic steady sate simulations (pas, pac, pnoise) shows that performance parameters
of the circuit even the noise performance are not affected from the modifications to
implement switched biasing technique. Since the flicker noise models of the MOS
transistors are not including the operating point cycling effect, it is not possible to
simulate it in our design environment. Therefore, while implementing the switched
biasing technique the strategy has been to make sure the simulated noise performance
of the circuit remains the same when switching is enabled.
Figure A.16 shows the the simulated noise power spectral densities of BGR
circuits with constant and switched biasing cases. As seen from the figure, noise
performance of the circuit remaining same. Hence, to avoid from repetition of same
figures/graphics, simulation results summarized. The designed BGR circuit generates
a reference voltage of 220.1 V while consuming 32.1 µA current from 3.3 V supply
voltage. The temperature coefficient of the reference voltage is 1.65 ppm/◦C for
nominal process corner over a temperature range of -40 ◦C to 125 ◦C. The PSR
performance of the circuit is -71.68 dB at 100 Hz. Its peak-to-peak output noise
integrated from 0.1 Hz to 10 Hz is 12.35 µV (rms 2.058 µV). The designed BGR
circuit occupies an area of 450 x 300 mm2.
Summary
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Figure A.15: Transient response of the BGR with complementary switched biasing
technique.
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Figure A.16: Output noise spectral density of constant bias and switched bias
schemes.
Conventional/straight-forward solution (increasing device area) for reducing flicker
noise of the MOSFETs has well-known drawbacks such as limiting the bandwidth,
increasing the area. Therefore, in Section 4.3, in order to improve the low noise
performance of the designed BGR in Section 4.2, the circuit modified to incorporate
an alternative and relatively new circuit technique called switched biasing which is
proposed in [54]. The effect of operating point cycling on flicker noise of MOSFETs
is not modelled, thus this effect cannot be observed in the simulation results as shown
Figure A.16. Therefore, during the design and implementation of the technique, the
strategy has been to make sure the simulated noise performance of the circuit remains
the same when switching is enabled. The remaining circuit performance are also
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not affected from the modification in order to implement switched biasing, they are
almost same with the one given Section 4.2. The measurements of the designed circuit
utilizing the switched biased technique is on going.
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